- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373975 > ADATE207 (Analog Devices, Inc.) Quad Pin Timing Formatter PDF資料下載
參數(shù)資料
| 型號： | ADATE207 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Quad Pin Timing Formatter |
| 中文描述： | 四針計時格式化 |
| 文件頁數(shù)： | 6/36頁 |
| 文件大?。?/td> | 374K |
| 代理商： | ADATE207 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADATE207
ABSOLUTE MAXIMUM RATINGS
Rev. 0 | Page 6 of 36
Table 3.
Parameter
VDD
Digital Inputs
Resistor Termination pins
Resistor Termination Current
Termination Pad Current
Junction Temperature
Storage Temperature
Rating
0.3 V to +2.8 V
0.3 V to VDD + 0.3 V
0.3 to VDD + 0.3 V
12 mA max
12 mA max
125°C
40 to 125°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Table 4. Recommended Operating/Environmental
Conditions
Parameter
VDD
Case Temperature (T
C
)
Relative Humidity
(Noncondensing)
Min
2.375
Typ
2.5
85
Max
2.625
85
Unit
V
°C
%
THERMAL RESISTANCE
Table 5. Thermal Resistance
Package Type
256-Lead BGA_ED
In Still Air
200 LFPM
400 LFPM
θ
JA
14.3
12.0
11.2
θ
JC
1.5
Unit
°C/W
°C/W
°C/W
°C/W
BYPASSING SCHEME
For decoupling, best practice suggests that to preserve as much
of the plane-to-plane capacitance as possible, do not perforate
the planes for VSS and VDD. Secondly, it is advisable to decouple
VDD to VSS by using 0.1 μF high frequency ceramic capacitors.
The trace to the capacitor should be kept to an absolute minimum
length. It is recommend that one capacitor be placed in the
corner of the chip and one in the middle of each side for a total
of eight capacitors for VDD to VSS. Furthermore, decouple
IOVDD to IOVSS on each side of the device. It is recommended
that 10 μF tantalum or ceramic capacitors be used for low
frequency decoupling around the device. It is not important for
these capacitors to be close to the device.
Table 6. Data Table for 256-Lead Ball Grid Array, Thermally
Enhanced, 27 mm × 27 mm Body
Minimum
(mm)
A
A1
0.50
A2
0.60
D
26.90
D1
24.03
E
26.90
E1
24.03
b
0.60
e
aaa
bbb
ccc
ddd
eee
fff
S
Dimension
Nominal
(mm)
0.60
0.80
27.00
24.13
27.00
24.13
0.75
1.27
0.20
0.25
0.35
0.20
0.30
0.15
0.635
Maximum
(mm)
1.70
0.70
1.00
27.10
24.23
27.10
24.23
0.90
ESD CAUTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADATE207BBP | Quad Pin Timing Formatter |
| ADATE207BBPZ | Quad Pin Timing Formatter |
| ADAU1401 | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
| ADAU1401YSTZ-RL | SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADATE207BBP | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:OPEN MARKET TIMING PRODUCT |
| ADATE207BBPZ | 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADATE209 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver |
| ADATE209BBCZ | 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube |
| ADATE209BCPZ | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。