參數(shù)資料
型號: ADATE206BSVZ
廠商: Analog Devices Inc
文件頁數(shù): 2/16頁
文件大?。?/td> 0K
描述: IC DCL DUAL 500MHZ ATE 100TQFP
標準包裝: 1
類型: 有源負載(DCL),比較器,驅(qū)動器
應(yīng)用: 自動測試設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 100-TQFP-EP(14x14)
包裝: 管件
ADATE206
Rev. A | Page 10 of 16
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VCOM_1
Commutation Reference Voltage.
2
GNDREF_1
Reference GND for VIOL, VIOH.
3
VIOH_1
Program Voltage for IOH (Sink).
4
VIOL_1
Program Voltage for IOL (Source).
5, 12, 20, 21, 36,
40, 55, 56, 64, 71,
76, 79, 83, 93, 97,
100
GND
Device Ground.
6
D_INV_1
Driver Invert.
7
VIT_1
Driver Term Voltage Reference.
8
VIL_1
Driver Low Voltage Reference.
9
VIH_1
Driver High Voltage Reference.
10
CLAMPL_1
Low Clamp.
11
CLAMPH_1
High Clamp.
13
CLLM_1
Comparator Low Leakage Mode.
14
LDEN_1
Determines Whether LD Responds to DR_EN_1 or is Disabled (see Table 4).
15
VTEN_1
Low Speed Control Signal. When high, DR_EN_1 forces driver output to VIT. Otherwise, DR_EN_1
forces driver to high impedance (see Table 4).
16, 17, 33, 43, 59,
60, 84, 87, 92
VEE
Negative Power Supply.
18 19, 57, 58, 77,
78, 89, 98, 99
VCC
Positive Power Supply.
22
DR_DATA_P_1
High Speed Data Inputs. Sets high/low state of driver output (see Table 4).
23
DR_DATA_P_T_1
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
24
DR_DATA_N_T_1
Termination Resistors for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
25
DR_DATA_N_1
Complement of DR_DATA_P_1.
26
DR_EN_P_1
High Speed Enable Inputs. Multifunction depending on status of VTEN_1 and LDEN_1. Causes driver
to enter/leave inhibit; driver to enter/leave termination mode; load to leave/enter inhibit
(see Table 4).
27
DR_EN_P_T_1
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
28
DR_EN_N_T_1
Termination Resistor for HS Inputs. Opposite end of each 50 Ω termination resistor goes to the
appropriate signal.
29
DR_EN_N_1
Complement of DR_EN_P_1.
30, 46
NC
No Connect.
31
COMP_H_P_1
High Comparator Output.
32
COMP_H_N_1
Complement of COMP_H_P_1.
34
COMP_L_P_1
Low Comparator Output.
35
COMP_L_N_1
Complement of COMP_L_P_1.
37, 39
SLEW1, SLEW0
Logic Signals Controlling Driver Slew Rates for Both Drivers. 00 codes for maximum slew voltage; 11
codes for minimum slew voltage.
38
CMOS_VDD
CMOS Supply (Internal ÷ 2 = Single-Ended Logic Reference).
41
COMP_L_N_2
Complement of COMP_L_P_1.
42
COMP_L_P_2
Low Comparator Output.
44
COMP_H_N_2
Complement of COMP_H_P_1.
45
COMP_H_P_2
High Comparator Output.
相關(guān)PDF資料
PDF描述
ADAU1401AWBSTZ-RL IC AUDIO PROC 28/56BIT 48LQFP
ADAU1401YSTZ-RL IC AUDIO PROC 28/56BIT 48LQFP
ADAU1442YSVZ-3A-RL IC SIGMADSP 28B 175MHZ 100TQFP
ADAU1445YSVZ-3A-RL IC SIGMADSP 175MHZ 100TQFP
ADAU1461WBCPZ-R7 IC SIGMADSP 24BIT 96KHZ PLL 32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADATE207 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Pin Timing Formatter
ADATE207BBP 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:OPEN MARKET TIMING PRODUCT
ADATE207BBPZ 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube