參數(shù)資料
型號(hào): ADA4941-1YRZ
廠商: Analog Devices Inc
文件頁數(shù): 9/25頁
文件大小: 0K
描述: IC DIFF ADC DVR 18BIT 8-SOIC
設(shè)計(jì)資源: Converting a Single-Ended Signal with AD7982 Differential PulSAR ADC (CN0032)
Converting a Single-Ended Signal with AD7984 Differential PulSAR ADC (CN0033)
標(biāo)準(zhǔn)包裝: 98
類型: ADC 驅(qū)動(dòng)器
應(yīng)用: 數(shù)據(jù)采集
安裝類型: 表面貼裝
封裝/外殼: 8-SOIC(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 8-SO
包裝: 管件
產(chǎn)品目錄頁面: 768 (CN2011-ZH PDF)
ADA4941-1
Rev. C | Page 16 of 24
In this case, the linear output voltage is limited by A1. On the
low end, the output of A1 starts to saturate and show degraded
linearity when VOP approaches 200 mV. On the high end, the
input of A1 becomes saturated and exhibits degraded linearity
when VIN moves beyond 4 V (within 1 V of VCC). This limits
the linear differential output voltage in the circuit shown in
Figure 49 to about 7.6 V p-p.
1k
1k
665
1.02k
402
500
A2
A1
REF
IN
2
8
4
5
FB
+5V
VS+
VS–
OUT+
+
VOP
1
3
OUT–
+
VON
VIN
+2.5V
6
05704-
055
Figure 50. 5 V Supply, G = 5, Single-Ended-to-Differential Amplifier
Figure 50 shows a single 5 V supply connection for G = 5. The
RF and RG network sets the gain of A1 to 2.5, and the 2.5 V at
the REF input provides a centered 2.5 V output common-mode
voltage. The transfer function is then
VOP VON = 5(VIN) 5 V
(8)
The output range limits of A1 and A2 limit the differential
output voltage of the circuit shown in Figure 50 to approximately
8.4 V p-p.
DC ERROR CALCULATIONS
1k
1k
RG
RF
RS–IN
IBP–A2
IBN–A2
VOS–A1
500
A2
A1
REF
IN
2
8
4
5
FB
OUT+
+
VOP
1
OUT–
+
VON
VOS–A2
RS–REF
IBP–A1
IBN–A1
05704-
056
Figure 51. DC Error Sources
Figure 51 shows the major contributions to the dc output
voltage error. For each output, the total error voltage can be
calculated using familiar op amp concepts. Equation 9 expresses
the dc voltage error present at the VOP output.
[
]
F
BP
S
BP
OS
G
F
R
_A1
I
_IN
R
_A1
I
_A1
V
R
VOP_error
)
(
)
)(
(
1
+
+
=
(9)
When using data from the Specifications tables, it is often more
expedient to use input offset current in place of the individual
input bias currents when calculating errors. Input offset current
is defined as the magnitude of the difference between the two
input bias currents. Using this definition, each input bias
current can be expressed in terms of the average of the two
input bias currents, IB, and the input offset current, IOS, as
IBP, N = IB ± IOS/2. DC errors are minimized when RS = RF || RG. In
this case, Equation 9 is reduced to
[
]
)
||
(
)
(
1
G
F
S
F
OS
G
F
R
I
_A1
V
R
VOP_error
=
+
+
=
Equation 10 expresses the dc voltage error present at the VON
output.
VON_error = (VOP_error) + 2[VOS_A2
(IBP
_A2)(RS_REF + 500)] + 1000(IBN_A2)
(10)
The internal 500 resistor is provided on-chip to minimize dc
errors due to the input offset current in A2. The minimum
error is achieved when RS_REF = 0 . In this case, Equation 10
is reduced to
VON_error =
(VOP_error) + 2[VOS
_A2] + (IOS)1000
(RS_REF = 0 )
The differential output voltage error VO_error, dm, is the
difference between VOP_error and VON_error:
VO_error, dm = VOP_error VON_error
(11)
The output offset voltage of each amplifier in the ADA4941-1
also includes the effects of finite common-mode rejection ratio
(CMRR), power supply rejection ratio (PSRR), and dc open-
loop gain (AVOL).
VOL
S
CM
OS
A
VOUT
PSRR
V
CMRR
V
_nom
V
Δ
+
=
(12)
where:
VOS_nom is the nominal output offset voltage without including
the effects of CMRR, PSRR, and AVOL.
Δ indicates the change in conditions from nominal.
VCM is the input common-mode voltage (for A1, the voltage at
IN, and for A2, the voltage at REF).
VS is the power supply voltage.
VOUT is either op amp output.
相關(guān)PDF資料
PDF描述
AD8337BCPZ-WP IC AMP VGA DC-COUPLED GP 8-LFCSP
VE-BWJ-MV-B1 CONVERTER MOD DC/DC 36V 150W
VE-BWH-MV-B1 CONVERTER MOD DC/DC 52V 150W
VE-BWF-MV-B1 CONVERTER MOD DC/DC 72V 150W
VE-BWD-MV-B1 CONVERTER MOD DC/DC 85V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4941-1YRZ-R7 功能描述:IC DIFF ADC DRIVER 18BIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP(5x5) 包裝:托盤
ADA4941-1YRZ-RL 功能描述:IC DIFF ADC DRIVER 18BIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 專用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-TQFN-EP(5x5) 包裝:托盤
ADA4950-1 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, Selectable Gain Differential ADC Driver, G = 1, 2, 3
ADA4950-1YCP-EBZ 功能描述:BOARD EVAL FOR ADA4950-1YCP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
ADA4950-1YCPZ-R2 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single ±5.5V/11V 16-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:FIXED GAIN 1,2&3 DIFF ADC DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:SP Amp DIFF AMP Single }5.5V/11V 16-Pin LFCSP EP