TA = 25掳C, VS
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ADA4941-1YRZ
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 21/25闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DIFF ADC DVR 18BIT 8-SOIC
瑷�(sh猫)瑷堣硣婧愶細 Converting a Single-Ended Signal with AD7982 Differential PulSAR ADC (CN0032)
Converting a Single-Ended Signal with AD7984 Differential PulSAR ADC (CN0033)
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 98
椤炲瀷锛� ADC 椹�(q奴)鍕曞櫒
鎳�(y墨ng)鐢細 鏁�(sh霉)鎿�(j霉)閲囬泦
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-SO
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 768 (CN2011-ZH PDF)
ADA4941-1
Rev. C | Page 4 of 24
TA = 25掳C, VS = 5 V, OUT+ connected to FB (G = 2), RL,dm = 1 k, REF = 2.5 V, unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
DYNAMIC PERFORMANCE
3 dB Bandwidth
VO = 0.1 V p-p
22
31
MHz
VO = 2.0 V p-p
4.9
7
MHz
Overdrive Recovery Time
+Recover/Recovery
200/600
ns
Slew Rate
VO = 2 V step
24.5
V/s
Settling Time 0.005%
VO = 6 V p-p step
610
ns
NOISE/DISTORTION PERFORMANCE
Harmonic Distortion
fC = 40 kHz, VO = 2 V p-p, HD2/HD3
118/119
dBc
fC = 100 kHz, VO = 2 V p-p, HD2/HD3
110/112
dBc
fC = 1 MHz, VO = 2 V p-p, HD2/HD3
83/73
dBc
RTO Voltage Noise
f = 100 kHz
10.2
nV/鈭欻z
Input Current Noise
f = 100 kHz
1.6
pA/鈭欻z
DC PERFORMANCE
Differential Output Offset Voltage
0.2
0.8
mV
Differential Input Offset Voltage Drift
1.0
V/掳C
Single-Ended Input Offset Voltage
Amp A1 or Amp A2
0.1
0.4
mV
Single-Ended Input Offset Voltage Drift
0.3
V/掳C
Input Bias Current
IN and REF
3
4.5
A
Input Offset Current
IN and REF
0.1
A
Gain
(+OUT OUT)/(IN REF)
1.98
2
2.01
V/V
Gain Error
1
+1
%
Gain Error Drift
1
5
ppm/掳C
INPUT CHARACTERISTICS
Input Resistance
IN and REF
24
M
Input Capacitance
IN and REF
1.4
pF
Input Common-Mode Voltage Range
0.2
3.9
V
Common-Mode Rejection Ratio (CMRR)
CMRR = VOS,dm/VCM, VREF = VIN, VCM = 0.2 V to 3.9 V, G = 4
84
106
dB
OUTPUT CHARACTERISTICS
Output Voltage Swing
Each single-ended output, G = 4
卤4.85
卤4.93
V
Output Current
25
mA
Capacitive Load Drive
20% overshoot, VO, dm = 200 mV p-p
20
pF
POWER SUPPLY
Operating Range
2.7
12
V
Quiescent Current
2.3
2.6
mA
Quiescent Current鈥擠isable
12
20
A
Power Supply Rejection Ratio (PSRR)
+PSRR
PSRR = VOS, dm/螖VS, G = 4
87
100
dB
PSRR
87
110
dB
DISABLE
DIS Input Voltage
Disabled, DIS = High
鈮�1.5
V
Enabled, DIS = Low
鈮�1.0
V
DIS Input Current
Disabled, DIS = High
5.5
8
A
Enabled, DIS = Low
4
6
A
Turn-On Time
0.7
s
Turn-Off Time
30
s
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD8337BCPZ-WP IC AMP VGA DC-COUPLED GP 8-LFCSP
VE-BWJ-MV-B1 CONVERTER MOD DC/DC 36V 150W
VE-BWH-MV-B1 CONVERTER MOD DC/DC 52V 150W
VE-BWF-MV-B1 CONVERTER MOD DC/DC 72V 150W
VE-BWD-MV-B1 CONVERTER MOD DC/DC 85V 150W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ADA4941-1YRZ-R7 鍔熻兘鎻忚堪:IC DIFF ADC DRIVER 18BIT 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 绶氭€� - 鏀惧ぇ鍣� - 灏堢敤 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:- 椤炲瀷:鍙畩澧炵泭鏀惧ぇ鍣� 鎳�(y墨ng)鐢�:CATV 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:20-WQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:20-TQFN-EP锛�5x5锛� 鍖呰:鎵樼洡
ADA4941-1YRZ-RL 鍔熻兘鎻忚堪:IC DIFF ADC DRIVER 18BIT 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 绶氭€� - 鏀惧ぇ鍣� - 灏堢敤 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:60 绯诲垪:- 椤炲瀷:鍙畩澧炵泭鏀惧ぇ鍣� 鎳�(y墨ng)鐢�:CATV 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:20-WQFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:20-TQFN-EP锛�5x5锛� 鍖呰:鎵樼洡
ADA4950-1 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Low Power, Selectable Gain Differential ADC Driver, G = 1, 2, 3
ADA4950-1YCP-EBZ 鍔熻兘鎻忚堪:BOARD EVAL FOR ADA4950-1YCP RoHS:鏄� 椤炲垾:绶ㄧ▼鍣�锛岄枊鐧�(f膩)绯荤当(t菕ng) >> 瑭曚及鏉� - 閬�(y霉n)绠楁斁澶у櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:-
ADA4950-1YCPZ-R2 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:SP Amp DIFF AMP Single 卤5.5V/11V 16-Pin LFCSP EP T/R 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:FIXED GAIN 1,2&3 DIFF ADC DRIVER - Tape and Reel 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:SP Amp DIFF AMP Single }5.5V/11V 16-Pin LFCSP EP