- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373973 > AD9992BBCZ (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing Generator PDF資料下載
參數(shù)資料
| 型號： | AD9992BBCZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA105 |
| 封裝： | 8 X 8 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-225, CSPBGA-105 |
| 文件頁數(shù)： | 30/92頁 |
| 文件大?。?/td> | 718K |
| 代理商： | AD9992BBCZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
AD9992
Table 13. Summary of V-Sequence Registers (see Table 9 and Table 10 for the HBLK, CLPOB, and PBLK Register Summary)
Register
Length Description
HOLD
4b
Use in conjunction with VMASK_EN.
1 = HOLD function instead of FREEZE/RESUME function.
VMASK_EN
4b
Enables the masking of V1 to V24 outputs at the locations specified by the FREEZE/RESUME registers.
1= enable masking for all groups. One bit for each set of Freeze and Resume Positions 1 to 4.
CONCAT_GRP
4b
Combines toggle positions of Groups A/B/C/D when enabled. Only Group A settings for start, polarity,
length, and repetition are used when this mode is selected.
0 = disable.
1 = enable the addition of all toggle positions from VPATSELA/B/C/D.
2 = test mode only. Do not use.
…
15 = test mode only. Do not use.
VREP_MODE
2b
Selects line alternation for V-output repetitions. Note separate control for Group A and Groups B/C/D.
0 = disable alternation. Group A uses VREPA_1, Groups B/C/D use VREP _EVEN for all lines.
1 = 2-line. Group A alternates VREPA_1 and VREPA_2. Groups B/C/D alternate VREP_EVEN and VREP_ODD.
2 = 3-line. Group A alternates VREPA_1, VREPA_2, and VREPA_3. Groups B/C/D follow a VREP_EVEN,
VREP_ODD, VREP_ODD, VREP_EVEN, VREP_ODD, VREP_ODD pattern.
3 = 4-line. Group A alternates VREPA_1, VREPA_2, VREPA_3, VREPA_4. Groups B/C/D follow 2-line alternation.
LASTREPLEN_EN
4b
Enables a separate pattern length to be used during the last repetition of the V-sequence. One bit for
each group (A, B, C, and D). Set bit high to enable. Group A is the LSB. Recommended value is enabled.
LASTTOG_EN
4b
Enables a final toggle position to be added at the end of the V-sequence. The toggle position is shared
by all V-outputs in the same group. One bit for each group. Set bit high to enable. Group A is the LSB.
HDLENE
13b
HD line length for even lines in the V-sequence.
HDLEN0
13b
HD line length for odd lines in the V-sequence.
VPOL_A
24b
Group A start polarity bits for each V1 to V24 output.
VPOL_B
24b
Group B start polarity bits for each V1 to V24 output.
VPOL_C
24b
Group C start polarity bits for each V1 to V24 output.
VPOL_D
24b
Group D start polarity bits for each V1 to V24 output.
GROUPSEL_0
24b
Assigns each V1 to V12 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for V1, Bits
[3:2] are for V2 … Bits [23:22] are for V12.
0 = assign to Group A, 1 = Group B, 2 = Group C, and 3 = Group D.
GROUPSEL_1
24b
Assigns each V13 to V24 output to either Group A/B/C/D. Two bits for each signal. Bits [1:0] are for V13,
Bits [3:2] are for V14 … Bits [23:22] are for V24.
0 = assign to Group A, 1 = Group B, 2 = Group C, and 3 = Group D.
VPATSELA
5b
Selected V-pattern for Group A.
VPATSELB
5b
Selected V-pattern for Group B.
VPATSELC
5b
Selected V-pattern for Group C.
VPATSELD
5b
Selected V-pattern for Group D.
VSTARTA
13b
Start position for the selected V-pattern Group A.
VSTARTB
13b
Start position for the selected V-pattern Group B.
VSTARTC
13b
Start position for the selected V-pattern Group C.
VSTARTD
13b
Start position for the selected V-pattern Group D.
VLENA
13b
Length of selected V-pattern Group A.
VLENB
13b
Length of selected V-pattern Group B.
VLENC
13b
Length of selected V-pattern Group C.
VLEND
13b
Length of selected V-pattern Group D.
VREPA_1
13b
Number of repetitions for the V-Pattern Group A for first lines (even).
VREPA_2
13b
Number of repetitions for the V-Pattern Group A for second lines (odd).
VREPA_3
13b
Number of repetitions for the V-Pattern Group A for third lines.
VREPA_4
13b
Number of repetitions for the V-Pattern Group A for fourth lines.
VREPB_ODD
13b
Number of repetitions for the V-Pattern Group B for odd lines.
VREPC_ODD
13b
Number of repetitions for the V-Pattern Group C for odd lines.
Rev. 0 | Page 30 of 92
相關PDF資料 |
PDF描述 |
|---|---|
| AD9992BBCZRL | 12-Bit CCD Signal Processor with Precision Timing Generator |
| AD9995KCP | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995KCPRL | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995 | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9992BBCZRL | 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9993BBCZ | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應商器件封裝:196-CSPBGA（12x12） 標準包裝:1 |
| AD9993BBCZRL | 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):在售 類型:ADC，DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA，CSPBGA 供應商器件封裝:196-CSPBGA（12x12） 標準包裝:1,500 |
| AD9993-EBZ | 功能描述:EVAL BOARD MXFE AD9993 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:1 |
| AD9994 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。