參數(shù)資料
型號: AD9992
廠商: Analog Devices, Inc.
英文描述: 12-Bit CCD Signal Processor with Precision Timing Generator
中文描述: 12位CCD信號處理器與精密時序發(fā)生器
文件頁數(shù): 78/92頁
文件大小: 718K
代理商: AD9992
AD9992
Rev. 0 | Page 78 of 92
Address
24
25
Data
Bits
[0]
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[24:0]
Default
Value
0
1
0
0
0
1
0
1
1
1
1
0
0
0
1
0
Update
Type
SCK
SCK
Name
SEL_VCO
SEL_DIV
SEL_CLI
O31V
O32V
O33V
O34V
TEST
TEST
TEST
TEST
TEST
TEST
TEST
CP_PDN
VT_STBY12
Description
1: internal CP clock select VCO.
1: internal CP clock select divided-down version of CLI (default).
1: internal CP clock select CLI.
1: CP output voltage is 3.1 V.
1: CP output voltage is 3.2 V.
1: CP output voltage is 3.3 V.
1: CP output voltage is 3.4 V.
Test use only. Use default values only.
Test use only. Use default values only.
Test use only. Use default values only.
Test use only. Use default values only.
Test use only. Use default values only.
Test use only. Use default values only.
Test use only. Use default values only.
Charge pump power-down. 1: power-down; 0: CP is running.
[23:0] Standby1 and Standby2 polarity for XV[23:0].
[24] Standby1 and Standby2 polarity for XSUBCK.
Settings also apply when OUTCONTROL = low.
[23:0] Standby3 polarity for XV [23:0].
[24] Standby3 polarity for XSUBCK.
Standby1 and Standby2 polarity for GPO [7:0].
Settings also apply when OUTCONTROL = low.
Standby3 polarity for GPO [7:0].
26
[24:0]
0
SCK
VT_STBY3
27
[7:0]
0
SCK
GP_STDBY12
[15:8]
GP_STDBY3
Table 32. Memory Configuration and MODE Registers
Address
Data Bits
28
[4:0]
[9:5]
2A
[2:0]
2B
[4:0]
[9:5]
[14:10]
[19:15]
[24:20]
2C
[4:0]
[9:5]
Default Value
0
0
0
0
0
0
0
0
0
0
Update Type
SCK
SCK
SCK
SCK
Name
VPATNUM
SEQNUM
MODE
FIELD0
FIELD1
FIELD2
FIELD3
FIELD4
FIELD5
FIELD6
Description
Total number of V-pattern groups.
Total number of V-sequences.
Total number of fields in MODE.
Selected first field in MODE.
Selected second field in MODE.
Selected third field in MODE.
Selected fourth field in MODE.
Selected fifth field in MODE.
Selected sixth field in MODE.
Selected seventh field in MODE.
Table 33. Timing Core Registers
Data
Bits
30
[5:0]
[13:8]
[16]
31
[5:0]
[13:8]
[16]
32
[5:0]
[13:8]
[16]
Address
Default
Value
0
20
1
0
20
1
0
20
1
Update
Type
SCK
SCK
SCK
Name
H1POSLOC
H1NEGLOC
H1POL
H2POSLOC
H2NEGLOC
H2POL
HLPOSLOC
HLNEGLOC
HLPOL
Description
H1 rising edge location.
H1 falling edge location.
H1 polarity control. 0: inverse of Figure 18; 1: no inversion.
H2 rising edge location (H5 in HCLK Mode 3).
H2 falling edge location (H5 in HCLK Mode 3).
H2 polarity (H5 in HCLK Mode 3). 0: inverse of Figure 18; 1: no inversion.
HL rising edge location.
HL falling edge location.
HL polarity control. 0: inverse of Figure 18; 1: no inversion.
相關(guān)PDF資料
PDF描述
AD9992BBCZ 12-Bit CCD Signal Processor with Precision Timing Generator
AD9992BBCZRL 12-Bit CCD Signal Processor with Precision Timing Generator
AD9995KCP 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995KCPRL 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
AD9995 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9992_07 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9992BBCZ 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9993BBCZ 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:ADC,DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA,CSPBGA 供應商器件封裝:196-CSPBGA(12x12) 標準包裝:1
AD9993BBCZRL 功能描述:IC MIXED-SIGNAL FRONT END 196BGA 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 類型:ADC,DAC 輸入類型:LVDS 輸出類型:LVDS 接口:SPI 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:196-LFBGA,CSPBGA 供應商器件封裝:196-CSPBGA(12x12) 標準包裝:1,500