- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373972 > AD9984AKCPZ-140 (ANALOG DEVICES INC) High Performance 10-Bit Display Interface PDF資料下載
參數(shù)資料
| 型號： | AD9984AKCPZ-140 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 其它接口 |
| 英文描述： | High Performance 10-Bit Display Interface |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, QCC64 |
| 封裝： | 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64 |
| 文件頁數(shù)： | 37/44頁 |
| 文件大?。?/td> | 490K |
| 代理商： | AD9984AKCPZ-140 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9984A
0x20—Bit[0]
Must be set to 1 for proper operation.
0x21—Bits[7:0]
Must be set to default.
0x22—Bits[7:0]
Must be set to default.
0x23—Bits[7:0] Sync Filter Window Width
This 8-bit register sets the window of time for the regenerated
Hsync leading edge (in 25 ns steps) and the time that sync
pulses are allowed to pass through. Therefore, with the
default value of 10, the window width is ±250 ns. The goal is
to set the window width to reject extraneous pulses (see the
Sync Processing section). As with the sync separator threshold,
the 25 ns multiplier value is somewhat variable. The maximum
variability over all operating conditions is ±20% (20 ns to 30 ns).
DETECTION STATUS
0x24—Bit[7] HSYNC0 Detection
This bit is used to indicate when activity is detected on the
HSYNC0 input pin. If HSYNC0 is held high or low, activity is
not detected. The sync processing block diagram (Figure 9)
shows where this function is implemented.
Rev. 0 | Page 37 of 44
Table 62. HSYNC0 Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[6] HSYNC1 Detection
This bit is used to indicate when activity is detected on the
HSYNC1 input pin. If HSYNC1 is held high or low, activity is
not detected. Figure 9 shows where this function is implemented.
Table 63. HSYNC1 Detection Results
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[5] VSYNC0 Detection
This bit is used to indicate when activity is detected on the
VSYNC0 input pin. If VSYNC0 is held high or low, activity is
not detected. Figure 9 shows where this function is implemented.
Table 64. VSYNC0 Detection Results
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[4] VSYNC1 Detection
This bit is used to indicate when activity is detected on the
VSYNC1 input pin. If VSYNC1 is held high or low, activity is
not detected. Figure 9 shows where this function is implemented.
Table 65. VSYNC1 Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[3] SOGIN0 Detection
This bit is used to indicate when activity is detected on the
SOGIN0 pin. If SOGIN0 is held high or low, activity is not
detected. Figure 9 shows where this function is implemented.
Table 66. SOGIN0 Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[2] SOGIN1 Detection
This bit is used to indicate when activity is detected on the
SOGIN1 input pin. If SOGIN1 is held high or low, activity is not
detected. Figure 9 shows where this function is implemented.
Table 67. SOGIN1 Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[1] COAST Detection
This bit detects activity on the EXTCK/COAST pin. It indicates
that one of the two signals is active, but it does not indicate
which one. A dc signal is not detected.
Table 68. COAST Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
0x24—Bit[0] CLAMP Detection
This bit is used to indicate when activity is detected on the
external CLAMP pin. If external CLAMP is held high or low,
activity is not detected.
Table 69. CLAMP Detection Bit
Value
Result
0
No activity detected.
1
Activity detected.
POLARITY STATUS
0x25—Bit[7] HSYNC0 Polarity
This bit indicates the polarity of HSYNC0 input.
Table 70. HSYNC0 Polarity Bit
Value
Result
0
HSYNC0 polarity is negative.
1
HSYNC0 polarity is positive.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9984AKCPZ-170 | High Performance 10-Bit Display Interface |
| AD9984AKSTZ-140 | High Performance 10-Bit Display Interface |
| AD9984AKSTZ-170 | High Performance 10-Bit Display Interface |
| AD9984APCBZ | High Performance 10-Bit Display Interface |
| AD9985A | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9984AKCPZ-170 | 功能描述:IC DISPLAY 10BIT 170MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9984AKSTZ-140 | 功能描述:IC DISPLAY 10BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9984AKSTZ-170 | 功能描述:IC DISPLAY 10BIT 170MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| AD9984APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9984KSTZ-110 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。