- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11767 > AD9983AKCPZ-170 (Analog Devices Inc)IC INTRFACE 8BIT 170MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9983AKCPZ-170 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/44頁 |
| 文件大小： | 0K |
| 描述： | IC INTRFACE 8BIT 170MSPS 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 視頻 |
| 接口： | 模擬 |
| 電源電壓： | 1.7 V ~ 3.47 V |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9983A
Rev. 0 | Page 35 of 44
OUTPUT CONTROL
0x1F—Bits[7:5] Output Mode
These bits choose between three options for the output mode.
In 4:4:4 mode, RGB is standard. In 4:2:2 mode, YCbCr is
standard, which allows a reduction in the number of output
pins from 24 to 16. In 4:4:4 DDR output mode, the data is in
RGB mode, but changes on every clock edge. The power-up
default setting is 100.
Table 51. Output Mode
Output Mode
Result
100
4:4:4 RGB mode
101
4:2:2 YCbCr mode
110
4:4:4 DDR mode
0x1F—Bit[4] Primary Output Enable
This bit places the primary output in active or high impedance
mode. The power-up default setting is 1.
Table 52. Primary Output Enable
Select
Result
0
Primary output is in high impedance mode
1
Primary output is enabled
0x1F—Bit[3] Secondary Output Enable
This bit places the secondary output in active or high
impedance mode.
The secondary output is designated when using either 4:2:2 or
4:4:4 DDR. In these modes, the data on the blue output channel is
the secondary output while the output data on the red and green
channels are the primary output. Secondary output is always a
DDR YCbCr data mode. See the Output Formatter section and
Table 12. The power-up default setting is 0.
Table 53. Secondary Output Enable
Select
Result
0
Secondary output is in high impedance mode
1
Secondary output is enabled
0x1F—Bits[2:1] Output Drive Strength
These two bits select the drive strength for all the high-speed
digital outputs (except VSOUT, A0, and the O/E field). Higher
drive strength results in faster rise/fall times and in general
makes it easier to capture data. Lower drive strength results in
slower rise/fall times and helps to reduce EMI and digitally
generated power supply noise. The power-up default setting is 10.
Table 54. Output Drive Strength
Output Drive
Result
00
Low output drive strength
01
Medium low output drive strength
10
Medium high output drive strength
11
High output drive strength
0x1F—Bit[0] Output Clock Invert
This bit allows inversion of the output clock. The power-up
default setting is 0.
Table 55. Output Clock Invert
Select
Result
0
Noninverted pixel clock
1
Inverted pixel clock
0x20—Bits[7:6] Output Clock Select
These bits allow selection of optional output clocks such as a
fixed 40 MHz clock, a 2× clock, a 90° phase-shifted clock, or the
normal pixel clock. The power-up default setting is 00.
Table 56. Output Clock Select
Select
Result
00
Pixel clock
01
90° phase-shifted pixel clock
10
2× pixel clock
11
40 MHz internal clock
0x20—Bit[5] Output High Impedance
This bit puts all outputs (except SOGOUT) in a high impedance
state. The power-up default setting is 0.
Table 57. Output High Impedance
Select
Result
0
Normal outputs
1
All outputs (except SOGOUT) in high impedance mode
0x20—Bit[4] SOG High Impedance
This bit allows the SOGOUT pin to be placed in high impedance
mode. The power-up default setting is 0.
Table 58. SOGOUT High Impedance
Select
Result
0
Normal SOG output
1
SOGOUT pin is in high impedance mode
0x20—Bit[3] Field Output Polarity
This bit sets the polarity of the field output bit. The power-up
default setting is 1.
Table 59. Field Output Polarity
Select
Result
0
Active low = even field; active high = odd field
1
Active low = odd field; active high = even field
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B42-IX-F4 | CONVERTER MOD DC/DC 15V 75W |
| D38999/20MF11PB | CONN RCPT 11POS WALL MNT W/PINS |
| VI-B42-IX-F2 | CONVERTER MOD DC/DC 15V 75W |
| GRM1555C1H910JZ01D | CAP CER 91PF 50V 5% NP0 0402 |
| GRM1555C1H620JZ01D | CAP CER 62PF 50V 5% NP0 0402 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9983AKCPZ-1701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983AKSTZ-140 | 功能描述:IC DISPLAY 8BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9983AKSTZ-1401 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9983AKSTZ-170 | 功能描述:IC DISPLAY 8BIT 170MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9983AKSTZ-1701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。