參數(shù)資料
型號(hào)： AD9983A/PCBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/44頁(yè)
文件大?。?/td> 0K
描述： KIT EVALUATION AD9983A
標(biāo)準(zhǔn)包裝： 1
系列： Advantiv®
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： AD9983A
主要屬性： 3 x 8-Bit 140 MSPS ADC's
次要屬性： 集成式 PLL 和 VCO
已供物品： 板
AD9983A
Rev. 0 | Page 26 of 44
Hex
Address
Read/Write,
Read Only
Bits
Default
Value
Register Name
Description
3
**** 0***
Power-Down.
0 = Normal operation
1 = Power-down
2
**** *0**
Power-Down Pin Polarity.
0 = Active low
1 = Active high
1
**** **0*
Power-Down Fast Switching Control.
0 = Normal power-down operation
1 = The chip stays powered up and the outputs are put in high
impedance mode
0
**** ***0
SOGOUT High Impedance Control.
0 = SOGOUT operates as normal during power-down
1 = SOGOUT is in high impedance during power-down
0x1F
R/W
7:5
100* ****
Output Select 1
Output Mode.
100 = 4:4:4 output mode
101 = 4:2:2 output mode
110 = 4:4:4—DDR output mode
4
***1 ****
Primary Output Enable.
0 = Primary output is in high impedance state
1 = Primary output is enabled
3
**** 0***
Secondary Output Enable.
0 = Secondary output is in high impedance state
1 = Secondary output is enabled
2:1
**** *10*
Output Drive Strength.
00 = Low output drive strength
01 = Medium output drive strength
10 = High output drive strength
11 = High output drive strength
Applies to all outputs except VSOUT.
0
**** ***0
Output Clock Invert.
0 = Noninverted pixel clock
1 = Inverted pixel clock
Applies to all clocks output on DATACK.
0x20
R/W
7:6
0*** ****
Output Select 2
Output Clock Select.
00 = Pixel clock
01 = 90° phase shifted pixel clock
10 = 2× pixel clock
11 = 0.5× pixel clock
5
*0** ****
Output High Impedance.
0 = Normal outputs
1 = All outputs except SOGOUT in high impedance mode
4
**0* ****
SOG High Impedance.
0 = Normal SOG output
1 = SOGOUT pin is in high impedance mode
3
***0 ****
Field Output Polarity. Sets the polarity of the field output signal.
0 = Active low => even field, active high => odd field
1 = Active low => odd field, active high => even field
2
**** 1***
PLL Sync Filter Enable.
0 = PLL uses raw Hsync/SOG
1 = PLL uses filtered Hsync/SOG
1
**** *0**
Sync Processing Input Select. Selects the sync source for the sync
processor.
0 = Sync processing uses raw Hsync/SOGIN
1 = Sync processing uses regenerated Hsync from sync filter
0
Must be set to 1 for proper operation.
0x21
R/W
7:0
0010 0000
Must be set to default for proper operation.
0x22
R/W
7:0
0011 0010
Must be set to default for proper operation.
相關(guān)PDF資料
PDF描述
VI-J43-EX CONVERTER MOD DC/DC 24V 75W
GBC15DREN-S93 CONN EDGECARD 30POS .100 EYELET
S01-01-R SOLDER SLEEVE IMMERS RESIS .650"
UPA1A102MPD6TD CAP ALUM 1000UF 10V 20% RADIAL
H3AAH-6436G IDC CABLE - HSC64H/AE64G/HSC64H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9983KSTZ-110 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9983KSTZ-140 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9983KSTZ-170 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9984A 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:High Performance 10-Bit Display Interface
AD9984A/PCB 制造商:Analog Devices 功能描述:DISPLAY INTRFC - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*