參數(shù)資料
型號(hào): AD9949KCPZ
廠商: Analog Devices Inc
文件頁數(shù): 16/36頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROCESSOR 40-LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號(hào)處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP
包裝: 托盤
AD9949
Rev. B | Page 23 of 36
GENERATING SPECIAL HBLK PATTERNS
Six toggle positions are available for HBLK. Normally, only two
of the toggle positions are used to generate the standard HBLK
interval. However, the additional toggle positions may be used
to generate special HBLK patterns, as shown in Figure 24. The
pattern in this example uses all six toggle positions to generate
two extra groups of pulses during the HBLK interval. By
changing the toggle positions, different patterns can be created.
HORIZONTAL SEQUENCE CONTROL
The AD9949 uses sequence change positions (SCP) and
sequence pointers (SPTR) to organize the individual horizontal
sequences. Up to four SCPs are available to divide the readout
into four separate regions, as shown in Figure 25. The SCP0 is
always hard-coded to Line 0, and SCP1 to SCP3 are register
programmable. During each region bounded by the SCP, the
SPTR registers designate which sequence is used by each signal.
CLPOB, PBLK, and HBLK each have a separate set of SCPs. For
example, CLPOBSCP1 defines Region 0 for CLPOB, and in that
region any of the four individual CLPOB sequences may be
selected with the CLPOBSPTR register. The next SCP defines a
new region and in that region, each signal can be assigned to a
different individual sequence. The sequence control registers
are summarized in Table 20.
EXTERNAL HBLK SIGNAL
The AD9949 can also be used with an external HBLK signal.
Setting the HBLKDIR register (Address 0×40) to high disables
the internal HBLK signal generation. The polarity of the exter-
nal signal is specified using the HBLKPOL register, and the
masking polarity of H1 is specified using the HBLKMASK
register. Table 21 summarizes the register values when using an
external HBLK signal.
UP TO FOUR INDIVIDUAL HORIZONTAL CLAMP AND BLANKING REGIONS MAY BE
PROGRAMMED WITHIN A SINGLE FIELD, USING THE SEQUENCE CHANGE POSITIONS.
SEQUENCE CHANGE OF POSITION 1
SEQUENCE CHANGE OF POSITION 2
SEQUENCE CHANGE OF POSITION 3
SINGLE FIELD (1 VD INTERVAL)
CLAMP AND PBLK SEQUENCE REGION 0
SEQUENCE CHANGE OF POSITION 0
(V-COUNTER = 0)
CLAMP AND PBLK SEQUENCE REGION 3
CLAMP AND PBLK SEQUENCE REGION 2
CLAMP AND PBLK SEQUENCE REGION 1
03751-026
Figure 25. Clamp and Blanking Sequence Flexibility
Table 21. External HBLK Register Parameters
Register
Length
Range
Description
HBLKDIR
1b
High/Low
Specifies HBLK Internally Generated or Externally Supplied.
1 = External.
HBLKPOL
1b
High/Low
External HBLK Active Polarity.
0 = Active Low.
1 = Active High.
HBLKEXTMASK
1b
High/Low
External HBLK Masking Polarity.
0 = Mask H1 Low.
1 = Mask H1 High.
相關(guān)PDF資料
PDF描述
AD9951YSVZ IC DDS DAC 14BIT 1.8V 48-TQFP
AD9952YSVZ-REEL7 IC DDS DAC 14BIT 1.8V 48TQFP
AD9953YSVZ-REEL7 IC DDS DAC 14BIT 1.8V 48TQFP
AD9954YSVZ-REEL7 IC DDS DAC 14BIT 1.8V 48TQFP
AD9956YCPZ-REEL7 IC SYNTHESIZER 1.8V 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9949KCPZRL 功能描述:IC CCD SIGNAL PROCESSOR 40-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9950KJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer
AD9950TJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parallel-Input Frequency Synthesizer
AD9951 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9951/PCBZ 制造商:Analog Devices 功能描述:AD9951 400 MSPS DDS W/ 14 BIT DAC EVALBD - Boxed Product (Development Kits)