- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373971 > AD9929BBCZ (ANALOG DEVICES INC) CCD Signal Processor with Precision Timing Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9929BBCZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | CCD Signal Processor with Precision Timing Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA64 |
| 封裝： | 9 X 9 MM, LEAD FREE, PLASTIC, MO-205-AB, CSBGA-64 |
| 文件頁數(shù)： | 19/64頁 |
| 文件大?。?/td> | 558K |
| 代理商： | AD9929BBCZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9929
THEORY OF OPERATION
MODES OF OPERATION
Slave and Master Mode Operation
The AD9929 can be operated in either slave or master mode.
It defaults to slave mode operation at power-up. The
SLAVE_MODE register (Address 0xD6) can be used to
configure the AD9929 into master mode by setting
SLAVE_MODE = 0.
Slave Mode Operation
While operating in slave mode, VD, HD, and VGATE are pro-
vided externally from the image processor. VGATE is input
active high on Pin 45.
Rev. A | Page 19 of 64
Unlike master mode operation, there is a 7 CLI clock cycle delay
from the falling edge of HD to when the 12-bit gray code H
counter is reset to 0 (See Figure 62).
Master Mode Operation
While operating in master mode, VD and HD are outputs
and the SYNC/VGATE pin is configured for an external
SYNC input. Master mode is selected by setting register
SLAVE_MODE (Address 0x06) = 0.
HORIZONTAL AND VERTICAL COUNTERS
Figure 8 and Figure 9 show the horizontal and vertical counter
dimensions for the AD9929. All internal horizontal and vertical
clocking is programmed using these dimensions to specify line
and pixel locations.
CLI INPUT CLOCK DIVIDER
The AD9929 provides the capability of dividing the CLI input
clock using Register CLKDIV (Address 0xD5). The following
procedure must be followed to reset the AFE and digital circuits
when CLKDIV is reprogrammed back to 0 from CLKDIV = 1,
2, or 3. The DCLK1 output becomes unstable if this procedure
isn’t followed.
Step 1
: CLKDIV = 1, 2, or 3 (CLI divided by setting value)
Step 2:
CLKDIV = 0 (CLI reprogrammed for no division)
Step 3:
DIGSTBY = AFESTBY = 0
Step 4:
DIGSTBY = AFESTBY = 1
12-BIT HORIZONTAL COUNTER = 4096 PIXELS MAX
1
MAXIMUM FIELD DIMENSIONS
0
Figure 8. Horizontal and Vertical Counters
GRAY CODE REGISTERS
See Table 12 for a list of the AD9929 registers requiring gray
code values. The following is an example of applying a gray
code number for HDLEN using a line length of 1560 pixels:
HDLEN = (1560–4) = 1556
10
(see Special Note about the
HDLEN Register section).
Where 1556
10
= Address 0x51E
The gray code value of Address 0x51E would be programmed in
the 12-bit HDLEN register.
Table 12. AD9929 Gray Code Registers
Register Name
HDLEN
CLPOBTOG1
CLPOBTOG2
HDLASTLEN
Register Type
System_Reg(12)
System_Reg(15)
System_Reg(16)
Mode_Reg(1)
VD
HD
MAX VD LENGTH IS 2048 LINES
MAX HD LENGTH IS 4095 PIXELS
CLI
0
Figure 9. Maximum VD/HD Dimensions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9929 | CCD Signal Processor with Precision Timing Generator |
| AD9937 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCP | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937KCPRL | TVPS00RF-25-35PB W/ PC CONTACT |
| AD9942 | Dual-Channel, 14-Bit CCD Signal Processor with Precision Timing⑩ Core |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9929BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9937 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9937BCPZ-24 | 制造商:Analog Devices 功能描述: |
| AD9937BCPZ-27 | 功能描述:IC CCD SIGNAL PROC/GEN 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1 |
| AD9937BCPZRL-24 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。