- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9898KCPRL-20 (ANALOG DEVICES INC) TVPS00RF-21-41S W/ PC CON PDF資料下載
參數(shù)資料
| 型號： | AD9898KCPRL-20 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | TVPS00RF-21-41S W/ PC CON |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數(shù)： | 35/52頁 |
| 文件大?。?/td> | 557K |
| 代理商： | AD9898KCPRL-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. 0
AD9898
–35–
Special Vertical Timing (SPAT)
The AD9898 provides additional special vertical timing (SPAT)
generation, which is output in the same line as the VSG pulse.
The SPAT timing allows for configuring a second vertical out-
put pulse in the VSG line. Tables XIX and XX list the registers
used to generate the SPAT timing.
Figures 35 and 36 show how the SPAT timing can be either an
AND case or an OR case, depending on the value set in the
SPATLOGIC register. As these figures show, the internal SPAT
timing for the AND case will start High and then go Low at the
first VxSPAT_TOG1 position. In the OR case, the internal
Table XIX. HD and VD Registers
Register
Name
Bit
Width
Reference
Counter
Range
Pixels
Register Type
Description
SPAT_EN
1
Control (Addr 0x0A)
SPAT Enable Control
(0 = SPAT Disabled, 1 = SPAT Enabled)
SPAT Logic Setting
Polarity Change Position Start for V1 SPAT
Polarity Change Position End for V1 SPAT
Polarity Change Position Start for V2 SPAT
Polarity Change Position End for V2 SPAT
Polarity Change Position Start for V3 SPAT
Polarity Change Position End for V3 SPAT
Polarity Change Position Start for V4 SPAT
Polarity Change Position End for V4 SPAT
SPATLOGIC
V1SPAT_TOG1
V1SPAT_TOG2
V2SPAT_TOG1
V2SPAT_TOG2
V3SPAT_TOG1
V3SPAT_TOG2
V4SPAT_TOG1
V4SPAT_TOG2
4
13
13
13
13
13
13
13
13
Control (Addr 0x0A)
Mode_Reg(5)
Mode_Reg(5)
Mode_Reg(6)
Mode_Reg(6)
Mode_Reg(6 and 7)
Mode_Reg(7)
Mode_Reg(7)
Mode_Reg(7 and 8)
ST
ST
ST
ST
ST
ST
ST
ST
0–8192
0–8192
0–8192
0–8192
0–8192
0–8192
0–8192
0–8192
1. THE VxSPAT_TOG1 AND VxSPAT_TOG2 REGISTERS REFERENCE THE 13-BIT ST COUNTER.
2. THE INTERNAL SPAT TIMING IS APPLIED IN THE SAME LINE AS THE VSGx PULSE.
PROGRAMMABLE CLOCK POSITIONS
1. VxSPAT_TOG1 (PROGRAMMABLE AT MODE_REGs).
2. VxSPAT_TOG2 (PROGRAMMABLE AT MODE_REGs).
HD
13-BIT
ST COUNTER
(FIXED)
INTERNAL V2
WITHOUT
SPAT APPLIED
INTERNAL SPAT
TIMING FOR V2 WITH
SPATLOGIC = 1
V2 OUTPUT WITH
SPAT APPLIED
VSGx
VD
2
1
Figure 35. SPAT Example Applied to V2 with SPATLOGIC = xx1x
SPAT timing will initially start Low and then toggle High at the
first VxSPAT_TOG1 position. This provides the ability to
output the second vertical pulse when the internal Vx pulse is
in both High and Low states.
Table XX. SPATLOGIC Register (Addr 0x0A)
SPATLOGIC [3:0]
3
2
V4
V3
Description
1
V2
0
V1
0 = OR, 1 = AND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9901 | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KQ | TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes |
| AD9910 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9910_07 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR |
| AD9901KP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel |
| AD9901KPZ | 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。