- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11767 > AD9888KSZ-100 (Analog Devices Inc)IC FLAT PANEL INTERFACE 128-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9888KSZ-100 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FLAT PANEL INTERFACE 128-MQFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 應(yīng)用： | 圖形卡，VGA 接口 |
| 接口： | 2 線串口 |
| 電源電壓： | 3 V ~ 3.6 V |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
AD9888
Rev. C | Page 21 of 36
2-WIRE SERIAL REGISTER MAP
The AD9888 is initialized and controlled by a set of registers that determine the operating modes. An external controller is employed to
write and read the control registers through the two-line serial interface port.
Table 8. Control Register Map
Hex
Address
Read and
Write, or
Read Only
Bits
Default
Value
Register Name
Function
0x00
RO
[7:0]
Chip revision
An 8-bit register that represents the silicon revision level.
0x01
R/W
[7:0]
01101001
PLL divider MSB
MSBs (Bits[11:4]) of the PLL divider word. Larger values mean the PLL
operates at a faster rate. This register should be loaded first whenever a
change is needed to allow the PLL more time to lock.1
0x02
R/W
[7:4]
1101****
PLL divider LSB
LSBs of the PLL divider word.1
0x03
R/W
[7:3]
01******
VCO range
select/charge
pump current
Bits[7:6]—VCO range. Selects VCO frequency range. See the Clock
Generation section.
**001***
Bits[5:3]—charge pump current. Varies the current that drives the low-
pass filter. See the Clock Generation section.
0x04
R/W
[7:3]
10000***
Clock Phase
adjust
ADC Clock phase adjustment. Larger values mean more delay.
(1 LSB = t/32)
0x05
R/W
[7:0]
00001000
Clamp
placement
Places the CLAMP signal an integer number of clock periods after the
trailing edge of the HSYNC signal.
0x06
R/W
[7:0]
00010100
Clamp duration
Number of clock periods that the CLAMP signal is actively clamping.
0x07
R/W
[7:0]
00100000
HSYNC output
pulse width
Sets the number of pixel clocks that HSOUT remains active.
0x08
R/W
[7:0]
10000000
Red gain
Controls the ADC input range (contrast) of the red channel. Bigger
values result in less contrast.
0x09
R/W
[7:0]
10000000
Green gain
Same function as the red gain bits, but for the green channel.
0x0A
R/W
[7:0]
10000000
Blue gain
Same function as the red gain bits, but for the blue channel.
0x0B
R/W
[7:1]
1000000*
Red offset
Controls dc offset (brightness) of the red channel. Bigger values
decrease brightness.
0x0C
R/W
[7:1]
1000000*
Green offset
Same function as the red offset bits, but for the green channel.
0x0D
R/W
[7:1]
1000000*
Blue offset
Same function as the red offset bits, but for the blue channel.
0x0E
R/W
[7:0]
0*******
Sync control
Bit 7—HSYNC input polarity override. Logic 0 = polarity determined by
chip; Logic 1 = polarity set by Bit 6 in Register 0x0E.
*1******
Bit 6—HSYNC input polarity. Indicates to the PLL the polarity of the
incoming HSYNC signal. Logic 0 = active low; Logic 1 = active high.
**0*****
Bit 5—HSYNC output polarity. Logic 0 = logic high sync; Logic 1 = logic
low sync.
***0****
Bit 4—active HSYNC override. Logic 1 = the user can select the HSYNC
to be used via Bit 3; Logic 0 = the active interface is selected via Bit 6 in
Register 0x14.
****0***
Bit 3—active HSYNC select. Logic 0 = selects HSYNC as the active sync;
Logic 1 = selects sync-on-green as the active sync. Note that the
indicated HSYNC is used only if Bit 4 is set to Logic 1 or if both syncs are
active (Bit 1 and Bit 7 are set to Logic 1 in Register 0x14).
*****0**
Bit 2—VSYNC output invert. Logic 0 = invert; Logic 1 = no invert.
******0*
Bit 1—active VSYNC override. Logic 1 = the user can select the VSYNC to
be used via Bit 0; Logic 0 = the active interface is selected via Bit 3 in
Register 0x14.
*******0
Bit 0—active VSYNC select. Logic 0 = selects raw VSYNC as the output
VSYNC; Logic 1 = selects sync separated VSYNC as the output VSYNC.
Note that the indicated VSYNC is used only if Bit 1 is set to Logic 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 6-5227079-1 | CONN PLUG BNC RG-142 CRIMP GOLD |
| AD9985BSTZ-110 | IC INTERFACE 8BIT 110MSPS 80LQFP |
| AD9882AKSTZ-100 | IC INTERFACE/DVI 100MHZ 100LQFP |
| AD9882KSTZ-100 | IC INTERFACE/DVI 100MHZ 100LQFP |
| MS27473E16B55PA | CONN PLUG 55POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9888KSZ-140 | 功能描述:IC FLAT PANEL INTERFACE 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-140 | 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
| AD9888KSZ-170 | 功能描述:IC ANALOG INTRFC 170MSPS 128MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9888KSZ-170 | 制造商:Analog Devices 功能描述:TV / Video IC |
| AD9888KSZ-205 | 制造商:Analog Devices 功能描述:205MHZ ANALOG GRAPHICS INTERFACE 制造商:Analog Devices 功能描述:IC ANALOG INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。