- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373970 > AD9886 (Analog Devices, Inc.) Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9886 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Analog Interface for Flat Panel Displays |
| 中文描述： | 模擬接口的平板顯示器 |
| 文件頁(yè)數(shù)： | 9/32頁(yè) |
| 文件大小： | 248K |
| 代理商： | AD9886 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
REV. 0
AD9886
–9–
Power Supply
V
D
Main Power Supply
These pins supply power to the main ele-
ments of the circuit. It should be as quiet and
filtered as possible.
Digital Output Power Supply
A large number of output pins (up to 52)
switching at high speed (up to 140 MHz)
generates a lot of power supply transients
(noise). These supply pins are identified
separately from the V
D
pins so special care
can be taken to minimize output noise trans-
ferred into the sensitive analog circuitry.
If the AD9886 is interfacing with lower-
voltage logic, V
DD
may be connected to a
lower supply voltage (as low as 2.5 V) for
compatibility.
Clock Generator Power Supply
The most sensitive portion of the AD9886 is
the clock generation circuitry. These pins
provide power to the clock PLL and help the
user design for optimal performance. The
designer should provide “quiet,” noise-free
power to these pins.
Ground
The ground return for all circuitry on chip.
It is recommended that the AD9886 be
assembled on a single solid ground plane,
with careful attention to ground current paths.
V
DD
PV
D
GND
Serial Port (Two-Wire)
SDA
SCL
A0
A1
Serial Port Data I/O
Serial Port Data Clock
Serial Port Address Input 1
Serial Port Address Input 2
For a full description of the 2-wire serial regis-
ter and how it works, refer to the Control
Register section.
SCAN Function
SCAN
IN
Data Input for SCAN Function
Data can be loaded serially into the 48-bit
SCAN register through this pin, clocking it in
with the SCAN
CLK
pin. It then comes out of
the 48 data outputs in parallel. This function
is useful for loading known data into a graph-
ics controller chip for testing purposes.
Data Output for SCAN Function
The data in the 48-bit SCAN register can be
read through this pin. Data is read on a FIFO
basis and is clocked via the SCAN
CLK
pin.
Data Clock for SCAN Function
This pin clocks the data through the SCAN
register. It controls both data input and
data output.
SCAN
OUT
SCAN
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9886KS-100 | Analog Interface for Flat Panel Displays |
| AD9886KS-140 | Analog Interface for Flat Panel Displays |
| AD9898 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCPRL-20 | TVPS00RF-21-41S W/ PC CON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9886/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Interface for Flat Panel Displays |
| AD9886KS-100 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9886KS-140 | 制造商:Rochester Electronics LLC 功能描述:A/D INTERFACE FOR FLAT PANEL, 140 MSPS - Bulk 制造商:Analog Devices 功能描述: |
| AD9887 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887/PCB | 制造商:Analog Devices 功能描述:INTRFC DUAL FOR FLAT PNL DISPLAYS 160MQFP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。