(a) A-REGISTER: Modes of Operation (Power-On Default Value = 11" />
參數(shù)資料
型號: AD9806KSTZ
廠商: Analog Devices Inc
文件頁數(shù): 2/12頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROC 10BIT 48LQFP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號處理器,10 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
REV. 0
AD9806
–10–
REGISTER DESCRIPTION
(a) A-REGISTER: Modes of Operation
(Power-On Default
Value = 11)
a1
a0
Modes
0
ADC-MODE
0
1
AUX-MODE
1
0
AUXMID-MODE
1
CCD-MODE
(b) B-REGISTER: Output Modes
(Default = 00)
b1
b0
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0
Normal
0
1
01
010
101
01
1
0
10
101
010
10
1
High Impedance
(c) C-REGISTER: Clock Modes
(Default = 00)
c1
c0
SHP-SHD Clock Pulses
Clamp Active Pulses
0
Active Low
0
1
Active Low
Active High
1
0
Active High
Active Low
1
Active High
(d) D-REGISTER: Power-Down Modes
(Default = 00)
Modes
d1
d0 Description
Normal
0
Normal Operation
High Speed
0
1
High-Speed AUX/ADC-MODE
Power-Down1
1
0
Reference Stand-By (Same
Mode as STBY Pin 18)
Power-Down2
1
Total Shut-Down
(e) E-REGISTER: Clamp Level Selection
(Default = 00)
e1
e0
Clamp Level
CLP (0)
0
32 LSBs
CLP (1)
0
1
48 LSBs
CLP (2)
1
0
64 LSBs
CLP (3)
1
16 LSBs
(f) F-REGISTER: CCD-Mode PGA
(Default = 00 . . . 0)
f 9 f 8 f 7 f 6 f 5 f 4 f 3 f 2 f 1 f 0
CCD–Gain
Gain (0)
0 0
0000
000
0
Minimum
Gain (1023) 1 1
1111
111
1
Maximum
f) F-REGISTER: AUXMID-Mode PGA
(Default = 00 . . . 0)
f 9 f 8 f 7 f 6 f 5 f 4 f 3 f 2 f 1 f 0 AUXMID–Gain
Gain (512)
1 0 0 0 0 0 0 0 0 0
–4 dB
Gain (1023) 1 1 1 1 1 1 1 1 1 1
+14 dB
Only the 9 LSBs of F-REG are used to adjust gain.
(f) F-REGISTER: AUX-Mode PGA
(Default = 00 . . . 0)
f 9 f 8 f 7 f 6 f 5 f 4 f 3 f 2
AUX-Gain
Gain (128)
1 0 0 0 0 0 0 0
Minimum
Gain (255)
1 1 1 1 1 1 1 1
Maximum
(g) G-REGISTER: DAC1 Input
(Default = 00 . . . 0)
g7 g6 g5 g4 g3 g2 g1 g0
DAC1 Output
Code (0)
0
Minimum
Code (255) 1
1
Maximum
(h) H-REGISTER: DAC2 Input
(Default = 00 . . . 0)
h7 h6 h5 h4 h3 h2 h1 h0
DAC2 Output
Code (0)
0
Minimum
Code (255) 1
1
Maximum
(j) J-REGISTER: Even-Odd Offset Correction
(Default = 0)
j0
Even-Odd Offset Correction
0
Offset Correction In Use
1
Offset Correction Not Used
(m) M-REGISTER: DAC1 and DAC2 PDN
(Default = 0)
m0
Power-Down of 8-Bit DACs
0
8-Bit DACs Powered Down
1
8-Bit DACs Operational
NOTE: With the exception of a write to the PGA register dur-
ing AUX-mode, all data writes must be 10 bits. During an
AUX-mode write to the PGA register, only 8 bits of data are
required. If more than 14 SCK rising edges are applied during a
write operation, additional SCK pulses will be ignored (see
Figure 9). All reads must be 10 bits to receive valid register
contents. All registers default to 0s on power-up, except for the
A-register which defaults to 11. Thus, on power-up, the AD9806
defaults to CCD mode with the 8-bit DACs powered down. Dur-
ing the power-up phase, it is recommended that SL be HIGH
and SCK be LOW to prevent accidental register write operations.
SDATA may be unknown. The RNW bit (“Read/Not Write”)
must be LOW for all write operations to the serial interface, and
HIGH when reading back from the serial interface registers.
相關(guān)PDF資料
PDF描述
AD9814JR IC CCD SIGNAL PROC 14BIT 28-SOIC
AD9823KRUZRL7 IC CDS FOR DGTL CAMERA 14-TSSOP
AD9824KCPZRL IC CCD SIGNAL PROC 14BIT 48LFCSP
AD9826KRSZRL IC IMAGE SGNL PROC 16BIT 28-SSOP
AD9830ASTZ-REEL IC DDS 10BIT 50MHZ CMOS 48TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9806KSTZRL 功能描述:IC CCD SIGNAL PROC 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9807 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9807JS 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors
AD9808AJST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9808AJSTRL 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel