- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8882 > AD9785BSVZ (Analog Devices Inc)IC DAC 12BIT 800MSPS 100TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9785BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 44/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT 800MSPS 100TQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1 |
| 系列： | TxDAC® |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 450mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 800M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD9785/AD9787/AD9788
Rev. A | Page 49 of 64
Configuring the PLL Band Select Value
The PLL VCO has a valid operating range from approximately
1.0 GHz to 2.0 GHz covered in 63 overlapping frequency bands
as shown in Table 35. For any desired VCO output frequency,
there are multiple valid PLL band select values. Note that the
data shown in Table 35 is for a typical device. Device-to-device
variations can shift the actual VCO output frequency range by
30 MHz to 40 MHz. Also, the VCO output frequency varies as
a function of temperature. Therefore, it is required that the
optimal PLL band select value be determined for each
individual device at the particular operating temperature.
The device has an automatic PLL band select feature on chip.
When enabled, the device determines the optimal PLL band
setting for the device at the given temperature. This setting holds
for a ±60°C temperature swing in ambient temperature. If the
device operates in an environment that experiences a larger
temperature swing, an offset should be applied to the automat-
ically selected PLL band. The following procedure outlines a
method for setting the PLL band select value for a device
operating at a particular temperature that holds for a change in
ambient temperature over the total 40°C to +85°C operating
range of the device without further user intervention. (Note that
REFCLK must be applied to the device during this procedure.)
Configuring PLL Band Select with Temperature Sensing
The values of N1 (Register 0x04, Bits [14:13]) and N2
(Register 0x04, Bits [12:11]) should be programmed along
with the PLL settings shown in Table 34.
1.
Set the PLL Band Select [5:0] value (Register 0x04,
Bits [7:2]) to 63 to enable PLL auto mode.
2.
Wait for the PLL_LOCK pin or the PLL lock indicator
(Register 0x09, Bit 3) to go high. This should occur
within 5 ms.
3.
Read back the 6-bit PLL band select value (Register 0x04,
Bits [7:2]).
4.
Based on the temperature when the PLL auto mode is
enabled, set the PLL band indicated in Table 36 or Table 37
by rewriting the readback values into the PLL Band Select
[5:0] parameter (Register 0x04, Bits [7:2]).
Table 36. Setting Optimal PLL Band for Lower Range
(0 to 31) Bands
System Start-Up Temperature
Set PLL Band to
40°C to 10°C
Readback Band + 2
10°C to +15°C
Readback Band + 1
15°C to 55°C
Readback Band
55°C to 85°C
Readback Band 1
Table 37. Setting Optimal PLL Band for Higher Range
(32 to 62) Bands
System Start-Up Temperature
Set PLL Band to
40°C to 30°C
Readback Band + 3
30°C to 10°C
Readback Band + 2
10°C to +15°C
Readback Band + 1
15°C to 55°C
Readback Band
55°C to 85°C
Readback Band 1
Known Temperature Calibration with Memory
The procedure in the Configuring PLL Band Select with
Temperature Sensing section requires temperature sensing
upon start-up or reset of the device to choose the optimal PLL
band select value to hold over the entire operating temperature
range. If temperature sensing is not available in the system,
another option is to use the automatic PLL band select to
determine the optimal setting for the device when the device is
in a factory environment where the temperature is known. The
optimal band can then be stored in nonvolatile memory.
Whenever the system is powered up or restarted, the optimal
value can be loaded back into the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E12F3PLC | CONN HSG PLUG 3POS STRGHT PINS |
| VE-J4Z-MZ-S | CONVERTER MOD DC/DC 2V 10W |
| MS27474E24A1S | CONN RCPT 128POS JAM NUT W/SCKT |
| MS27484T10B35B | CONN HSG PLUG 13POS STRGHT SCKT |
| VE-J4Y-MZ-S | CONVERTER MOD DC/DC 3.3V 16.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9785BSVZRL | 功能描述:IC DAC 12BIT 800MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9785-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9785-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9785 制造商:Analog Devices 功能描述:DUAL 12B, 1GSPS D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board |
| AD9786 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing |
| AD9786BSV | 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 16BIT DAC SMD 9786 TQFP80 |
發(fā)布緊急采購，3分鐘左右您將得到回復。