參數資料
型號： AD9751-EB
廠商： Analog Devices Inc
文件頁數： 5/28頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9751
產品培訓模塊： DAC Architectures
標準包裝： 1
系列： TxDAC®
DAC 的數量： 1
位數： 10
采樣率（每秒）： 300M
數據接口： 并聯(lián)
設置時間： 11ns
DAC 型： 電流
工作溫度： -40°C ~ 85°C
已供物品： 板
已用 IC / 零件： AD9751
相關產品： AD9751ASTZRL-ND - IC DAC 10BIT 300MSPS 48LQFP
AD9751ASTZ-ND - IC DAC 10BIT 300MSPS 48-LQFP
REV. C
AD9751
–13–
INTERLEAVED (2 ) MODE WITH PLL DISABLED
The relationship between the internal and external clocks in this
mode is shown in Figure 11. A clock at the output update data
rate (2
× the input data rate) must be applied to the CLK inputs.
Internal dividers then create the internal 1
× clock necessary for
the input latches. Although the input latches are updated on the
rising edge of the delayed internal 1
× clock, the setup-and-hold
times given in the Digital Specifications table are with respect to
the rising edge of the external 2
× clock. With the PLL disabled,
a load-dependent delayed version of the 1
× clock is present at
the PLLLOCK pin. This signal can be used to synchronize the
external data.
PORT 1
DATA X
DATA Y
tH
tS
tLPW
tPD
DATA X
DATA Y
PORT 2
IOUTA OR IOUTB
DELAYED
INTERNAL
1
CLK
DATA IN
tPD
tD
DATA ENTERS
INPUT LATCHES
ON THIS EDGE
EXTERNAL
2
CLK
EXTERNAL
1
CLK
@ PLLLOCK
Figure 11. Timing Requirements, Interleaved (2
×) Mode
with PLL Disabled
Updates to the data at input Ports 1 and 2 should be synchro-
nized to the specific rising edge of the external 2
× clock that
corresponds to the rising edge of the 1
× internal clock, as shown
in Figure 11. To ensure synchronization, a Logic 1 must be
momentarily applied to the RESET pin. Doing this and return-
ing RESET to Logic 0 brings the 1
× clock at PLLLOCK to a
Logic 1. On the next rising edge of the 2
× clock, the 1× clock will
go to Logic 0. On the second rising edge of the 2
× clock, the 1×
clock (PLLLOCK) will again go to Logic 1, as well as update
the data in both of the input latches. The details of this are
shown in Figure 12.
RESET
PLLLOCK
EXTERNAL
2
CLOCK
tRH = 1.2ns
tRS = 0.2ns
DATA ENTERS
INPUT LATCHES
ON THESE EDGES
Figure 12. Reset Function Timing with PLL Disabled
For proper synchronization, sufficient delay must be present
between the time RESET goes low and the rising edge of the 2
×
clock. RESET going low must occur either at least tRS ns before
the rising edge of the 2
× clock or t
RH ns afterwards. In the first
case, the immediately occurring CLK rising edge will cause
PLLLOCK to go low. In the second case, the next CLK rising
edge will toggle PLLLOCK.
NONINTERLEAVED MODE WITH PLL DISABLED
If the data at only one port is required, the AD9751 interface
can operate as a simple double-buffered latch with no interleaving.
On the rising edge of the 1
× clock, input latch 1 or 2 is updated
with the present input data (depending on the state of DIV0/
DIV1). On the next rising edge, the DAC latch is updated and a
time tPD later, the DAC output reflects this change. Figure 13
represents the AD9751 timing in this mode.
tH
tS
tLPW
tPD
DATA OUT
PORT 1 OR
PORT 2
1
CLOCK
IOUTA OR IOUTB
XX
DATA IN
PORT 1 OR
PORT 2
Figure 13. Timing Requirements, Noninterleaved Mode
with PLL Disabled
DAC TRANSFER FUNCTION
The AD9751 provides complementary current outputs, IOUTA
and IOUTB. IOUTA provides a near full-scale current output,
IOUTFS, when all bits are high (i.e., DAC CODE = 1023) while
IOUTB, the complementary output, provides no current. The
current output appearing at IOUTA and IOUTB is a function of
both the input code and IOUTFS, and can be expressed as
I
DAC CODE
I
OUTA
OUTFS
=
() ×
1024
(1)
I
DAC CODE
I
OUTB
OUTFS
=
()
×
1023
1024
(2)
where DAC CODE = 0 to 1023 (i.e., decimal representation).
As mentioned previously, IOUTFS is a function of the reference
current, IREF, which is nominally set by a reference voltage,
VREFIO, and external resistor RSET. It can be expressed as
II
OUTFS
REF
=×
32
(3)
where
IV
R
REF
REFIO
SET
=
(4)
The two current outputs typically drive a resistive load directly
or via a transformer. If dc coupling is required, IOUTA and IOUTB
should be directly connected to matching resistive loads, RLOAD,
that are tied to analog common, ACOM. Note that RLOAD may
represent the equivalent load resistance seen by IOUTA or IOUTB
as would be the case in a doubly terminated 50
or 75 cable.
The single-ended voltage output appearing at the IOUTA and
IOUTB nodes is simply
VI
R
OUTA
LOAD
=×
(5)
VI
R
OUTB
LOAD
=×
(6)
Note that the full-scale values of VOUTA and VOUTB should not
exceed the specified output compliance range to maintain
specified distortion and linearity performance.
VI
I
R
DIFF
OUTA
OUTB
LOAD
=
() ×
(7)
Substituting the values of IOUTA, IOUTB, and IREF, VDIFF can be
expressed as
V
DAC CODE
RR
V
DIFF
LOAD
SET
REFIO
=
()
{}×
() ×
2
1023 1024
(8)
相關PDF資料
PDF描述
MLG1005S10NJ INDUCTOR MULTILAYER 10NH 0402
GCM10DCMT-S288 CONN EDGECARD 20POS .156 EXTEND
UPB2E271MRD CAP ALUM 270UF 250V 20% RADIAL
ECE-V1EA101P CAP ALUM 100UF 25V 20% SMD
MLK1005S15NJ INDUCTOR MULTILAYER 15NH 0402
相關代理商/技術參數
參數描述
AD9752 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 125 MSPS High Performance TxDAC D/A Converter
AD9752AR 功能描述:IC DAC 12BIT 125MSPS 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯(lián) 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD9752ARRL 制造商:Analog Devices 功能描述:DAC 1-CH Segment 12-bit 28-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:12-BIT 125 MSPS+ TXDAC D/A CONVERTER - Tape and Reel
AD9752ARU 功能描述:IC DAC 12BIT 125MSPS HP 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:TxDAC® 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯(lián) 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*