- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9737A-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9737A PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9737A-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 38/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9737A |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9737A/AD9739A
Rev. | Page 43 of 64
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
CROSS_
CNT2
0x23
N/A
DIR_N
CLKN_
OFFSET[3]
CLKN_
OFFSET[2]
CLKN_
OFFSET[1]
CLKN_
OFFSET[0]
0x00
PHS_DET
0x24
N/A
CMP_BST
PHS_DET
AUTO_EN
N/A
0x00
MU_DUTY
0x25
MU_
DUTYAUTO_
EN
POS/NEG
ADJ[5]
ADJ[4]
N/A
0x00
MU_CNT1
0x26
N/A
Slope
Mode[1]
Mode[0]
Read
Gain[1]
Gain[0]
Enable
0x42
MU_CNT2
0x27
MUDEL[0]
SRCH_
MODE[1]
SRCH_
MODE[0]
SET_PHS[4]
SET_PHS[3]
SET_PHS[2]
SET_PHS[1]
SET_PHS[0]
0x40
MU_CNT3
0x28
MUDEL[8]
MUDEL[7]
MUDEL[6]
MUDEL[5]
MUDEL[4]
MUDEL[3]
MUDEL[2]
MUDEL[1]
0x00
MU_CNT4
0x29
SEARCH_TOL
Retry
CONTRST
Guard[4]
Guard[3]
Guard[2]
Guard[1]
Guard[0]
0x0B
MU_STAT1
0x2A
N/A
MU_LOST
MU_LKD
0x00
RSVD
0x2B
N/A
RSVD
0x2C
N/A
ANA_CNT1
0x32
N/A
0xCA
ANA_CNT2
0x33
N/A
0x03
RSVD
0x34
N/A
PART_ID
0x35
ID[7]
ID[6]
ID[5]
ID[4]
ID[3]
ID[2]
ID[1]
ID[0]
0x40
SPI PORT CONFIGURATION AND SOFTWARE RESET
Table 11. SPI Port Configuration and Software Reset Register (Mode)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x00
SDIO_DIR
7
R/W
0x0
0 = 4-wire SPI, 1 = 3-wire SPI.
LSB/MSB
6
R/W
0x0
0 = MSB first, 1 = LSB first.
Reset
5
R/W
0x0
Software reset is recommended before modification of other SPI registers
from the default setting.
0 = inactive state; allows the user to modify registers from the default setting.
1 = causes all registers (except 0x00) to be set to the default setting.
POWER-DOWN LVDS INTERFACE AND TxDAC
Table 12. Power-Down LVDS Interface and TxDAC Register (Power-Down)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x01
LVDS_DRVR_PD
5
R/W
0x0
Power-down of the LVDS drivers/receivers and TxDAC.
0 = enable, 1 = disable.
LVDS_RCVR_PD
4
R/W
0x0
CLK_RCVR_PD
1
R/W
0x0
DAC_BIAS_PD
0
R/W
0x0
CONTROLLER CLOCK DISABLE
Table 13. Controller Clock Disable Register (CNT_CLK_DIS)
Address
(Hex)
Bit Name
Bits
R/W
Default
Setting
Description
0x02
CLKGEN_PD
3
R/W
0x0
Internal CLK distribution enable: 0 = enable, 1 = disable.
REC_CNT_CLK
1
R/W
0x1
LVDS receiver and Mu controller clock disable.
0 = disable, 1 = enable.
MU_CNT_CLK
0
R/W
0x1
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2026-1YM | IC DISTRIBUTION SW DUAL 8-SOIC |
| VI-B1L-EY | CONVERTER MOD DC/DC 28V 50W |
| AD9706-DPG2-EBZ | BOARD EVAL FOR AD9706 |
| AD9705-DPG2-EBZ | BOARD EVAL FOR AD9705 |
| MIC2026-2YM | IC DISTRIBUTION SW DUAL 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9739 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739ABBC | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays |
| AD9739ABBCRL | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Tape and Reel |
| AD9739ABBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS DAC A Revision RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。