參數(shù)資料
型號： AD9709ASTZ
廠商： Analog Devices Inc
文件頁數(shù)： 8/32頁
文件大?。?/td> 0K
描述： IC DAC 8BIT DUAL 125MSPS 48-LQFP
產品培訓模塊： Data Converter Fundamentals
DAC Architectures
標準包裝： 1
系列： TxDAC+®
設置時間： 35ns
位數(shù)： 8
數(shù)據接口： 并聯(lián)
轉換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 450mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應商設備封裝： 48-LQFP（7x7）
包裝： 托盤
輸出數(shù)目和類型： 4 電流，單極；4 電流，雙極
采樣率（每秒）： 125M
產品目錄頁面： 785 (CN2011-ZH PDF)
配用： AD9709-EBZ-ND - BOARD EVAL FOR AD9709
AD9709
Rev. B | Page 16 of 32
Timing specifications for interleaved mode are shown in Figure 28
The digital inputs are CMOS compatible with logic thresholds,
VTHRESHOLD, set to approximately half the digital positive supply
(DVDDx) or
VTHRESHOLD = DVDDx/2 (±20%)
DATA IN
IQSEL
IQWRT
IQCLK
IOUTA
OR
IOUTB
*APPLIES TO FALLING EDGE OF IQCLK/IQWRT AND IQSEL ONLY.
500 ps
tS
tH
tPD
tLPW
tH*
00
60
6-
0
56
Figure 28. 5 V or 3.3 V Interleaved Mode Timing
At 5 V it is permissible to drive IQWRT and IQCLK together as
shown in Figure 29, but at 3.3 V the interleaved data transfer is
not reliable.
DATA IN
IQSEL
IQWRT
IQCLK
IOUTA
OR
IOUTB
*APPLIES TO FALLING EDGE OF IQCLK/IQWRT AND IQSEL ONLY.
tH*
tS
tH
tPD
tLPW
00
60
6-
0
28
Figure 29. 5 V Only Interleaved Mode Timing
IQSEL
IQWRT
IQCLK
IQRESET
xx
D1
D2
D3
D4
xx
D1
D2
D3
D4
D5
INTERLEAVED
DATA
DAC OUTPUT
PORT 1
DAC OUTPUT
PORT 2
00
606
-02
9
Figure 30. Interleaved Mode Timing
The internal digital circuitry of the AD9709 is capable of operating
at a digital supply of 3.3 V or 5 V. As a result, the digital inputs
can also accommodate TTL levels when DVDD1/DVDD2 is set to
accommodate the maximum high level voltage (VOH(MAX)) of the
TTL drivers. A DVDD1/DVDD2 of 3.3 V typically ensures proper
compatibility with most TTL logic families. Figure 31 shows the
equivalent digital input circuit for the data and clock inputs.
The sleep mode input is similar with the exception that it
contains an active pull-down circuit, thus ensuring that the
AD9709 remains enabled if this input is left disconnected.
DIGITAL
INPUT
DVDD1
00
60
6
-03
0
Figure 31. Equivalent Digital Input
Because the AD9709 is capable of being clocked up to 125 MSPS,
the quality of the clock and data input signals are important in
achieving the optimum performance. Operating the AD9709
with reduced logic swings and a corresponding digital supply
(DVDD1/DVDD2) results in the lowest data feedthrough and
on-chip digital noise. The drivers of the digital data interface
circuitry should be specified to meet the minimum setup and
hold times of the AD9709 as well as its required minimum and
maximum input logic level thresholds.
相關PDF資料
PDF描述
MS27467T25F19PD CONN PLUG 19POS STRAIGHT W/PINS
MS27466T25B29SB CONN RCPT 29POS WALL MT W/SCKT
AD7392ARZ IC DAC 12BIT PARALLEL 3V 20-SOIC
VE-J03-MZ-F4 CONVERTER MOD DC/DC 24V 25W
VE-J03-MZ-F3 CONVERTER MOD DC/DC 24V 25W
相關代理商/技術參數(shù)
參數(shù)描述
AD9709ASTZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 125 MSPS, Dual TxDAC Digital-to-Analog Converter
AD9709ASTZKL1 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9709ASTZRL 功能描述:IC DAC 8BIT DUAL 125MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 數(shù)模轉換器 系列:TxDAC+® 產品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設置時間:4µs 位數(shù):10 數(shù)據接口:MICROWIRE?，串行，SPI? 轉換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應商設備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD9709ASTZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 125 MSPS, Dual TxDAC Digital-to-Analog Converter
AD9709-EB 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*