- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9649BCPZRL7-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9649BCPZRL7-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 80MSPS 32LFCSP |
| 標準包裝： | 1,500 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 32-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9649
Rev. 0 | Page 24 of
32
SERIAL PORT INTERFACE (SPI)
The AD9649 SPI allows the user to configure the converter for
specific functions or operations through a structured register space
provided inside the ADC. The SPI gives the user added flexibility
and customization, depending on the application. Addresses are
accessed via the serial port and can be written to or read from via
the port. Memory is organized into bytes that can be further
divided into fields, which are documented in the Memory Map
section. For detailed operational information, see the AN-877
Application Note, Interfacing to High Speed ADCs via SPI.
CONFIGURATION USING THE SPI
Three pins define the SPI of this ADC: the SCLK (SCLK/DFS,
the SDIO (SDIO/PDWN), and the CSB (see Table 13). The SCLK
(a serial clock) is used to synchronize the read and write data
presented from and to the ADC. The SDIO (serial data input/
output) is a dual-purpose pin that allows data to be sent and
read from the internal ADC memory map registers. The CSB
(chip select bar) is an active-low control that enables or disables
the read and write cycles.
Table 13. Serial Port Interface Pins
Pin
Function
SCLK
Serial clock. The serial shift clock input, which is used to
synchronize serial interface reads and writes.
SDIO
Serial data input/output. A dual-purpose pin that
typically serves as an input or an output, depending on
the instruction being sent and the relative position in the
timing frame.
CSB
Chip select bar. An active-low control that gates the read
and write cycles.
The falling edge of CSB, in conjunction with the rising edge of
SCLK, determines the start of the framing. An example of the
serial timing and its definitions can be found in Figure 55 and
Other modes involving the CSB are available. The CSB can be
held low indefinitely, which permanently enables the device;
this is called streaming. The CSB can stall high between bytes to
allow for additional external timing. When CSB is tied high, SPI
functions are placed in high impedance mode. This mode turns
on any SPI pin secondary functions.
During an instruction phase, a 16-bit instruction is transmitted.
Data follows the instruction phase, and its length is determined
by the W0 and W1 bits, as shown in Figure 55.
All data is composed of 8-bit words. The first bit of the first byte in
a multibyte serial data transfer frame indicates whether a read com-
mand or a write command is issued. This allows the serial data
input/output (SDIO) pin to change direction from an input to
an output at the appropriate point in the serial frame.
In addition to word length, the instruction phase determines
whether the serial frame is a read or write operation, allowing
the serial port to be used both to program the chip and to read
the contents of the on-chip memory. If the instruction is a readback
operation, performing a readback causes the serial data input/
output (SDIO) pin to change direction from an input to an output
at the appropriate point in the serial frame.
Data can be sent in MSB-first mode or in LSB-first mode. MSB
first is the default on power-up and can be changed via the SPI
port configuration register. For more information about this
and other features, see the AN-877 Application Note, Interfacing
to High Speed ADCs via SPI.
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tCLK
tDS
tH
tHIGH
tLOW
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
0853
9-
023
Figure 55. Serial Port Interface Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD9653BCPZRL7-125 | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| AD9709ASTZRL | IC DAC 8BIT DUAL 125MSPS 48LQFP |
| AD9715BCPZ | IC DAC DUAL 10BIT LO PWR 40LFCSP |
| AD9726BSVZRL | IC DAC 16IT LVDS 400MSPS 80-TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9649W | 功能描述:IC ADC 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1 |
| AD9649XCPZ-80 | 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時間 位數(shù):14 采樣率（每秒）:80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構:管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.6 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-VFQFN 裸露焊盤，CSP 供應商器件封裝:32-LFCSP-WQ（5x5） 標準包裝:1 |
| AD9650 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9650-105EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16Bit Hi SNR 105 Msps Dual ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9650-25EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16Bit Hi SNR 25 Msps Dual ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。