參數(shù)資料
型號： AD9648BCPZRL7-125
廠商： Analog Devices Inc
文件頁數(shù)： 22/44頁
文件大?。?/td> 0K
描述： IC ADC 14BIT 125MSPS 64LFCSP
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： LVDS，并聯(lián)，串行，SPI
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個單端，2 個差分
AD9648
Rev. 0 | Page 29 of 44
If a low jitter clock source is not available, another option is to
ac couple a differential PECL signal to the sample clock input
excellent jitter performance.
100
0.1F
240
240
50k
50k
CLK–
CLK+
CLOCK
INPUT
CLOCK
INPUT
ADC
AD951x
PECL DRIVER
09975-
061
Figure 55. Differential PECL Sample Clock (Up to 1 GHz)
A third option is to ac couple a differential LVDS signal to the
sample clock input pins, as shown in Figure 56. The AD9510/
clock drivers offer excellent jitter performance.
100
0.1F
50k
50k
CLK–
CLK+
ADC
CLOCK
INPUT
CLOCK
INPUT
AD951x
LVDS DRIVER
09975-
062
Figure 56. Differential LVDS Sample Clock (Up to 1 GHz)
In some applications, it may be acceptable to drive the sample
clock inputs with a single-ended 1.8 V CMOS signal. In such
applications, drive the CLK+ pin directly from a CMOS gate, and
bypass the CLK pin to ground with a 0.1 μF capacitor (see
OPTIONAL
100
0.1F
50
1
150
RESISTOR IS OPTIONAL.
CLK–
CLK+
ADC
VCC
1k
1k
CLOCK
INPUT
AD951x
CMOS DRIVER
09975-
063
Figure 57. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)
Input Clock Divider
The AD9648 contains an input clock divider with the ability
to divide the input clock by integer values between 1 and 8.
The AD9648 clock divider can be synchronized using the
external SYNC input. Bit 1 and Bit 2 of Register 0x3A allow the
clock divider to be resynchronized on every SYNC signal or
only on the first SYNC signal after the register is written. A
valid SYNC causes the clock divider to reset to its initial state.
This synchronization feature allows multiple parts to have their
clock dividers aligned to guarantee simultaneous input sampling.
Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate
a variety of internal timing signals and, as a result, may be
sensitive to clock duty cycle. Commonly, a ±5% tolerance is
required on the clock duty cycle to maintain dynamic
performance characteristics.
The AD9648 contains a duty cycle stabilizer (DCS) that retimes
the nonsampling (falling) edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows the user to
provide a wide range of clock input duty cycles without affecting
the performance of the AD9648. Noise and distortion perform-
ance are nearly flat for a wide range of duty cycles with the DCS
on, as shown in Figure 58.
Jitter in the rising edge of the input is still of concern and is not
easily reduced by the internal stabilization circuit. The duty
cycle control loop does not function for clock rates less than
20 MHz, nominally. The loop has a time constant associated
with it that must be considered in applications in which the
clock rate can change dynamically. A wait time of 1.5 s to 5 s
is required after a dynamic clock frequency increase or decrease
before the DCS loop is relocked to the input signal.
09975-
076
40
45
50
55
60
65
70
75
80
35
40
45
50
55
60
65
S
NR
(
d
BF
S
)
POSITIVE DUTY CYCLE (%)
SNR (DCS OFF)
SNR (DCS ON)
Figure 58. SNR vs. DCS On/Off
相關(guān)PDF資料
PDF描述
AD9649BCPZRL7-80 IC ADC 14BIT 80MSPS 32LFCSP
AD9653BCPZRL7-125 IC ADC 16BIT 125MSPS SRL 48LFCSP
AD9707BCPZRL7 IC DAC TX 14BIT 175MSPS 32-LFCSP
AD9709ASTZRL IC DAC 8BIT DUAL 125MSPS 48LQFP
AD9715BCPZ IC DAC DUAL 10BIT LO PWR 40LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9649 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter
AD9649-20EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14 Bit 20 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9649-20EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter
AD9649-40EBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14 Bit 40 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9649-40EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 20/40/65/80 MSPS 1.8 V Analog-to-Digital Converter
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*