- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17018 > AD9641-80KITZ (Analog Devices Inc)BOARD EVAL FOR AD9641 PDF資料下載
參數(shù)資料
| 型號： | AD9641-80KITZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/36頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9641 |
| 設計資源： | AD9641 Gerber Files AD9641 80KITZ BOM |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 輸入范圍： | 1.4 ~ 2.1 Vpp |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9641 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9641
Data Sheet
Rev. B | Page 32 of 36
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x6F
JESD204A
number of
octets per
frame (F)
JESD204A number of octets per frame (F)
(bits are calculated based on the equation F = (M × 2)/L)
0x01
Read only.
0x70
JESD204A
number of
frames per
multiframe
(K)
Open
JESD204A number of frames per multiframe (K)
0x0F
0x71
JESD204A
number of
converters
per link per
converter
device (link)
(M)
Open
Number of
converters
per link
per device
0 = link
connected to
one ADC
(M = 1)
1 = reserved
0x00
Read only.
0x72
JESD 204A
converter
resolution (N)
and control
bits per
sample (CS)
Number of control bits per
sample (CS)
00 = no control bits
(CS = 0)
01 = one control bit
(CS = 1)
10 = two control bits
(CS = 2)
11 = unused
Open
Converter resolution (N) (read only)
0x4D
0x73
JESD204A
total bits per
sample (N’)
Open
Total number of bits per sample (N’) (read only)
0x0F
Read only.
0x74
JESD204A
samples per
converter (S)
per frame
cycle
Open
Samples per converter per frame cycle (S) (read only)
(always 1 for the AD9641)
0x00
Read only.
0x75
JESD204A
HD and CF
configuration
Enable HD
(high
density)
format
Open
Number of control words per frame clock cycle per link (CF)
(always 0 for the AD9641 (read only))
0x00
0x76
JESD204A
Serial
Reserved
Field 1
(RES1)
Serial Reserved Field 1 (RES1)
(these registers are available for customer use)
0x00
0x77
JESD204A
Serial
Reserved
Field 2
(RES2)
Serial Reserved Field 2 (RES2)
(these registers are available for customer use)
0x00
0x78
JESD204A
checksum
value for
lane (FCHK)
Serial checksum value for lane (FCHK)
0x00
Read only
MEMORY MAP REGISTER DESCRIPTIONS
For additional information about functions controlled in
Register 0x00 to Register 0x25, see the AN-877 Application Note,
Interfacing to High Speed ADCs via SPI.
Sync Control (Address 0x3A)
Bits[7:3]—Open
Bit 2—Clock Divider Next Sync Only
If the master sync buffer enable bit (Address 0x3A, Bit 0) and
the clock divider sync enable bit (Address 0x3A, Bit 1) are high,
Bit 2 allows the clock divider to sync to the first sync pulse it
receives and to ignore the rest. The clock divider sync enable bit
(Address 0x3A, Bit 1) resets after it syncs.
Bit 1—Clock Divider Sync Enable
Bit 1 gates the sync pulse to the clock divider. The sync signal
is enabled when Bit 1 and Bit 0 are high. This is in continuous
sync mode.
Bit 0—Master Sync Buffer Enable
Bit 0 must be high to enable any of the sync functions. If the
sync capability is not used, this bit should remain low to
conserve power.
相關PDF資料 |
PDF描述 |
|---|---|
| LGU2C102MELB | CAP ALUM 1000UF 160V 20% SNAP |
| 0210490969 | CABLE JUMPER 1.25MM .076M 27POS |
| VI-BWY-EW | CONVERTER MOD DC/DC 3.3V 66W |
| UVZ1H682MRD | CAP ALUM 6800UF 50V 20% RADIAL |
| AD9644-80KITZ | BOARD EVALUATION FOR AD9644 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9641BCPZ-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZ-80 | 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9641BCPZRL7-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZRL7-80 | 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:80M 輸入數(shù):1 輸入類型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應商器件封裝:32-LFCSP-WQ（5x5） 標準包裝:1,500 |
| AD9642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC) |
發(fā)布緊急采購，3分鐘左右您將得到回復。