- 您現在的位置：買賣IC網 > PDF目錄17018 > AD9641-80KITZ (Analog Devices Inc)BOARD EVAL FOR AD9641 PDF資料下載
參數資料
| 型號： | AD9641-80KITZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 22/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9641 |
| 設計資源： | AD9641 Gerber Files AD9641 80KITZ BOM |
| 標準包裝： | 1 |
| ADC 的數量： | 1 |
| 位數： | 14 |
| 采樣率（每秒）： | 80M |
| 數據接口： | 串行，SPI? |
| 輸入范圍： | 1.4 ~ 2.1 Vpp |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9641 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Data Sheet
AD9641
Rev. B | Page 29 of 36
MEMORY MAP
READING THE MEMORY MAP REGISTER TABLE
Each row in the memory map register table has eight bit locations.
The memory map is roughly divided into four sections: the chip
configuration registers (Address 0x00 to Address 0x02); the transfer
register (Address 0xFF); the ADC functions registers, including
setup, control, and test (Address 0x08 to Address 0x3A); and the
JESD204A configuration registers (Address 0x60 to Address 0x78).
The memory map register table (see Table 17) lists the default
hexadecimal value for each hexadecimal address shown. The
column with the heading Bit 7 (MSB) is the start of the default
hexadecimal value given. For example, Address 0x18, the input
span select register, has a hexadecimal default value of 0x00. This
means that Bit 0 through Bit 4 = 0, and the remaining bits are 0s.
This setting is the default reference selection setting. The default
value uses a 1.75 V p-p reference. For more information on this
function and others, see the AN-877 Application Note, Interfacing
to High Speed ADCs via SPI. This application note details the
functions controlled by Register 0x00 to Register 0xFF.
Open Locations
All address and bit locations that are not included in Table 17
are not currently supported for this device. Unused bits of a
valid address location should be written with 0s. Writing to these
locations is required only when part of an address location is
open (for example, Address 0x18). If the entire address location
is open (for example, Address 0x13), this address location should
not be written.
Default Values
After the AD9641 is reset, critical registers are loaded with
default values. The default values for the registers are given in
the memory map register table, Table 17.
Logic Levels
An explanation of logic level terminology follows:
“Bit is set” is synonymous with “bit is set to Logic 1” or
“writing Logic 1 for the bit.”
“Clear a bit” is synonymous with “bit is set to Logic 0” or
“writing Logic 0 for the bit.”
Transfer Register Map
Address 0x08 through Address 0x78 are shadowed. Writes to the
addresses do not affect part operation until a transfer command is
issued by writing 0x01 to Address 0xFF, setting the transfer bit.
This allows these registers to be updated internally and simulta-
neously when the transfer bit is set. The internal update takes
place when the transfer bit is set, and the bit autoclears.
MEMORY MAP REGISTER TABLE
All address and bit locations that are not included in Table 17 are not currently supported for this device.
Table 17. Memory Map Registers
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
Chip Configuration Registers
0x00
SPI port
configuration
0
LSB first
Soft reset
1
Soft reset
LSB first
0
0x18
Nibbles are
mirrored so
LSB- or MSB-
first mode
registers
correctly,
regardless of
shift mode
0x01
Chip ID
8-bit chip ID[7:0]
(AD9641 = 0x80)
(default)
0x80
Read only
0x02
Chip grade
Open
Speed grade ID
00 = 80 MSPS
10 = 155 MSPS
Open
Speed grade
ID used to
differentiate
devices;
read only
Transfer Register
0xFF
Transfer
Open
Transfer
0x00
Synchronous
transfer of
data from
the master
shift register
to the slave
相關PDF資料 |
PDF描述 |
|---|---|
| LGU2C102MELB | CAP ALUM 1000UF 160V 20% SNAP |
| 0210490969 | CABLE JUMPER 1.25MM .076M 27POS |
| VI-BWY-EW | CONVERTER MOD DC/DC 3.3V 66W |
| UVZ1H682MRD | CAP ALUM 6800UF 50V 20% RADIAL |
| AD9644-80KITZ | BOARD EVALUATION FOR AD9644 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9641BCPZ-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZ-80 | 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9641BCPZRL7-155 | 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP |
| AD9641BCPZRL7-80 | 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數:14 采樣率（每秒）:80M 輸入數:1 輸入類型:差分 數據接口:JESD204A 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數:1 架構:管線 參考類型:內部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應商器件封裝:32-LFCSP-WQ（5x5） 標準包裝:1,500 |
| AD9642 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V Analog-to-Digital Converter (ADC) |
發(fā)布緊急采購，3分鐘左右您將得到回復。