參數(shù)資料
        型號: AD9640ABCPZ-80
        廠商: Analog Devices Inc
        文件頁數(shù): 49/52頁
        文件大?。?/td> 0K
        描述: IC ADC 14BIT 80MSPS 64LFCSP
        設(shè)計資源: Interfacing ADL5534 to AD9640 High Speed ADC (CN0049)
        標準包裝: 1
        位數(shù): 14
        采樣率(每秒): 80M
        數(shù)據(jù)接口: 串行,SPI?
        轉(zhuǎn)換器數(shù)目: 2
        功率耗散(最大): 492mW
        電壓電源: 模擬和數(shù)字
        工作溫度: -40°C ~ 85°C
        安裝類型: 表面貼裝
        封裝/外殼: 64-VFQFN 裸露焊盤,CSP
        供應商設(shè)備封裝: 64-LFCSP-VQ(9x9)
        包裝: 托盤
        輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
        AD9640
        Rev. B | Page 6 of 52
        ADC DC SPECIFICATIONS—AD9640ABCPZ-125, AD9640BCPZ-125, AD9640ABCPZ-150, AND AD9640BCPZ-150
        AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, VIN = 1.0 dBFS differential input, 1.0 V internal reference,
        DCS enabled, fast detect outputs disabled, and signal monitor disabled, unless otherwise noted.
        Table 2.
        Parameter
        Temperature
        AD9640ABCPZ-125/
        AD9640BCPZ-125
        AD9640ABCPZ-150/
        AD9640BCPZ-150
        Unit
        Min
        Typ
        Max
        Min
        Typ
        Max
        RESOLUTION
        Full
        14
        Bits
        ACCURACY
        No Missing Codes
        Full
        Guaranteed
        Offset Error
        Full
        ±0.3
        ±0.6
        ±0.3
        ±0.6
        % FSR
        Gain Error
        Full
        ±0.2
        ±3.0
        ±0.2
        ±3.0
        % FSR
        Differential Nonlinearity (DNL)1
        Full
        ±0.9
        0.95/+1.5
        LSB
        25°C
        ±0.4
        0.4/+0.6
        LSB
        Integral Nonlinearity (INL)1
        Full
        ±5.0
        LSB
        25°C
        ±2
        LSB
        MATCHING CHARACTERISTIC
        Offset Error
        25°C
        ±0.4
        ±0.7
        ±0.4
        ±0.7
        % FSR
        Gain Error
        25°C
        ±0.1
        ±0.6
        ±0.2
        ±0.6
        % FSR
        TEMPERATURE DRIFT
        Offset Error
        Full
        ±15
        ppm/°C
        Gain Error
        Full
        ±95
        ppm/°C
        INTERNAL VOLTAGE REFERENCE
        Output Voltage Error (1 V Mode)
        Full
        ±2
        ±15
        ±3
        ±15
        mV
        Load Regulation @ 1.0 mA
        Full
        7
        mV
        INPUT REFERRED NOISE
        VREF = 1.0 V
        25°C
        1.3
        LSB rms
        ANALOG INPUT
        Input Span, VREF = 1.0 V
        Full
        2
        V p-p
        Input Capacitance2
        Full
        8
        pF
        VREF INPUT RESISTANCE
        Full
        6
        POWER SUPPLIES
        Supply Voltage
        AVDD, DVDD
        Full
        1.7
        1.8
        1.9
        1.7
        1.8
        1.9
        V
        DRVDD (CMOS Mode)
        Full
        1.7
        3.3
        3.6
        1.7
        3.3
        3.6
        V
        DRVDD (LVDS Mode)
        Full
        1.7
        1.8
        1.9
        1.7
        1.8
        1.9
        V
        Supply Current
        IAVDD1, 3
        Full
        385
        470
        419
        517
        mA
        IDVDD1, 3
        Full
        42
        50
        mA
        IDRVDD1 (3.3 V CMOS)
        Full
        44
        53
        mA
        IDRVDD1 (1.8 V CMOS)
        Full
        22
        27
        mA
        IDRVDD1 (1.8 V LVDS)
        56
        57
        POWER CONSUMPTION
        DC Input
        Full
        750
        846
        820
        938
        mW
        Sine Wave Input1 (DRVDD = 1.8 V)
        Full
        810
        895
        mW
        Sine Wave Input1 (DRVDD = 3.3 V)
        Full
        910
        1000
        mW
        Standby Power4
        Full
        77
        mW
        Power-Down Power
        Full
        2.5
        6
        2.5
        6
        mW
        1 Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit.
        2 Input capacitance refers to the effective capacitance between one differential input pin and AGND. See Figure 8 for the equivalent analog input structure.
        3 The maximum limit applies to the combination of IAVDD and IDVDD currents.
        4 Standby power is measured with a dc input and with the CLK pins (CLK+, CLK
        ) inactive (set to AVDD or AGND).
        相關(guān)PDF資料
        PDF描述
        ADM5170AP-REEL IC TXRX RS232/423 OCTAL 28PLCC
        MS27508E12A98S CONN RCPT 10POS BOX MNT W/SCKT
        GTC06AF-16-11P CONN PLUG 2POS STRAIGHT W/PINS
        MS27508E22B55PA CONN RCPT 55POS BOX MNT W/PINS
        MS27467E9A35S CONN PLUG 6POS STRAIGHT W/SCKT
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        AD9640ABCPZRL7-105 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 105Msps Dual 1.8V PB Free ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體:
        AD9640ABCPZRL7-125 功能描述:14 Bit Analog to Digital Converter 2 Input 2 Pipelined 64-LFCSP-VQ (9x9) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):在售 位數(shù):14 采樣率(每秒):125M 輸入數(shù):2 輸入類型:差分,單端 數(shù)據(jù)接口:并聯(lián) 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):2 架構(gòu):管線 參考類型:外部, 內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-40°C ~ 85°C 封裝/外殼:64-VFQFN 裸露焊盤,CSP 供應商器件封裝:64-LFCSP-VQ(9x9) 標準包裝:750
        AD9640ABCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
        AD9640BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 14-bit Parallel 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC ADC 14BIT 105MSPS LFCSP-64
        AD9640BCPZ-125 制造商:Analog Devices 功能描述:IC ADC 14BIT 125MSPS LFCSP-64 制造商:Analog Devices 功能描述:IC, ADC, 14BIT, 125MSPS, LFCSP-64, Resolution (Bits):14bit, Sampling Rate:150MSP