參數(shù)資料
型號(hào): AD9600ABCPZ-105
廠商: Analog Devices Inc
文件頁(yè)數(shù): 7/72頁(yè)
文件大?。?/td> 0K
描述: IC ADC 10BIT 105MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 10
采樣率(每秒): 105M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 650mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
AD9600
Rev. B | Page 15 of 72
0
69
09
-00
3
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
D3+
D4–
D4+
DRG
ND
DRV
DD
D5–
D5+
DV
D
D6–
D6+
D7–
D7+
D8–
D8+
D9–
(M
SB
)D
9
+
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
DRG
ND
DNC
FD
3
+
FD
3
FD
2
+
FD
2
DV
D
FD
1
+
FD
1
FD
0
+
FD
0
SY
N
C
CS
B
CL
K–
CL
K+
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
DRVDD
DNC
(LSB) D0–
D0+
DCO–
DCO+
D1–
D1+
D2–
D2+
D3–
SCLK/DFS
SDIO/DCS
AVDD
VIN + B
VIN – B
RBIAS
CML
SENSE
VREF
VIN – A
VIN + A
AVDD
SMI SDFS
SMI SCLK/PDWN
SMI SDO/OEB
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
PIN 1
INDICATOR
AD9600
PARALLEL LVDS
TOP VIEW
(Not to Scale)
EXPOSED PADDLE, PIN 0
(BOTTOM OF PACKAGE)
NOTES
1. DNC = DO NOT CONNECT.
2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE
ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE CONNECTED TO
GROUND FOR PROPER OPERATION.
Figure 7. Interleaved Parallel LVDS Mode Pin Configuration (Top View)
Table 9. Interleaved Parallel LVDS Mode Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
ADC Power Supplies
20, 64
DRGND
Ground
Digital Output Ground.
1, 21
DRVDD
Supply
Digital Output Driver Supply (1.8 V to 3.3 V).
24, 57
DVDD
Supply
Digital Power Supply (1.8 V Nominal).
36, 45, 46
AVDD
Supply
Analog Power Supply (1.8 V Nominal).
0
AGND
Ground
Analog Ground. Pin 0 is the exposed thermal pad on the bottom of the package.
ADC Inputs
37
VIN + A
Input
Differential Analog Input Pin (+) for Channel A.
38
VIN A
Input
Differential Analog Input Pin () for Channel A.
44
VIN + B
Input
Differential Analog Input Pin (+) for Channel B.
43
VIN B
Input
Differential Analog Input Pin () for Channel B.
39
VREF
I/O
Voltage Reference Input/Output.
40
SENSE
Input
Voltage Reference Mode Select (see Table 11 for details).
42
RBIAS
Input
External Reference Bias Resistor.
41
CML
Output
Common-Mode Level Bias Output for Analog Inputs.
49
CLK+
Input
ADC Master Clock True. The ADC clock can be driven using a single-ended CMOS
(see Figure 60 and Figure 61 for the recommended connection).
50
CLK
Input
ADC Master Clock Complement. The ADC clock can be driven using a single-ended
CMOS (see Figure 60 and Figure 61 for the recommended connection).
相關(guān)PDF資料
PDF描述
VE-241-IW-F3 CONVERTER MOD DC/DC 12V 100W
AD7653ACPZ IC ADC 16BIT UNIPOLAR 48LFCSP
VE-241-IW-F2 CONVERTER MOD DC/DC 12V 100W
LTC1279CG IC A/DCONV SAMPLNG W/SHTDN24SSOP
VI-BTN-IV-F4 CONVERTER MOD DC/DC 18.5V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9600ABCPZ-125 功能描述:IC ADC 10BIT 125MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9600ABCPZ-150 功能描述:IC ADC 10BIT 150MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9600BCPZ-105 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-125 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP
AD9600BCPZ-150 制造商:Analog Devices 功能描述: