- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9093 > AD9572ACPZPEC-RL (Analog Devices Inc)IC PLL CLOCK GEN 25MHZ 40LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9572ACPZPEC-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/20頁 |
| 文件大小： | 0K |
| 描述： | IC PLL CLOCK GEN 25MHZ 40LFCSP |
| 標準包裝： | 2,500 |
| 類型： | 時鐘發(fā)生器，扇出配送，多路復用器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:7 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 156.25MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 40-LFCSP-WQ（6x6） |
| 包裝： | 帶卷 (TR) |
AD9572
Rev. B | Page 5 of 20
LVPECL CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 3.
Jitter Integration
Bandwidth (Typ)
100
MHz
106.25
MHz
125 MHz
33M =
Off/On
156.25
MHz
Unit
Test Conditions/Comments
12 kHz to 20 MHz (Typ)
0.61
0.45
0.44/2.2
0.46
ps rms
LVPECL output frequency combinations are 1 × 156.25
MHz, 1 × 100 MHz, 1 × 125 MHz, 2 × 106.25 MHz
12 kHz to 20 MHz (Max)
0.87
0.81
0.56 (off
only)
0.56
ps rms
LVPECL output frequency combinations are 1 × 156.25
MHz, 1 × 100 MHz, 1 × 125 MHz, 2 × 106.25 MHz
1.875 MHz to 20 MHz (Typ)
0.28
ps rms
LVPECL output frequency combinations are 1 × 156.25
MHz, 1 × 100 MHz, 1 × 125 MHz, 2 × 106.25 MHz
637 kHz to 10 MHz (Typ)
0.23
ps rms
LVPECL output frequency combinations are 1 × 156.25
MHz, 1 × 100 MHz, 1 × 125 MHz, 2 × 106.25 MHz
200 kHz to 10 MHz (Typ)
0.38
0.24/2.2
ps rms
LVPECL output frequency combinations are 1 × 156.25
MHz, 1 × 100 MHz, 1 × 125 MHz, 2 × 106.25 MHz
12 kHz to 35 MHz (Typ)
0.52 (off
only)
ps rms
LVPECL output frequency combinations are 156.25
MHz unterminated, 2 × 125 MHz, 2 × 106.25 MHz
12 kHz to 35 MHz (Max)
0.66 (off
only)
ps rms
LVPECL output frequency combinations are 156.25
MHz unterminated, 2 × 125 MHz, 2 × 106.25 MHz
CMOS CLOCK OUTPUT JITTER
Typical (typ) is given for VS = 3.3 V, TA = 25°C, unless otherwise noted.
Table 4.
Jitter Integration Bandwidth
25 MHz
33.3 MHz
Unit
Test Conditions/Comments
12 kHz to 5 MHz (Typ)
0.78
0.41
ps rms
12 kHz to 5 MHz (Max)
1.1
N/A
ps rms
200 kHz to 5 MHz (Typ)
0.76
0.52
ps rms
200 kHz to 5 MHz (Max)
1.0
N/A
ps rms
REFERENCE INPUT
Typical (typ) is given for VS = 3.3 V ± 10%, TA = 25°C, unless otherwise noted. Minimum (min) and maximum (max) values are given
over full VS and TA (40°C to +85°C) variation.
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CLOCK INPUT (REFCLK)
Input Frequency
25
MHz
Input High Voltage
2.0
V
Input Low Voltage
0.8
V
Input Current
1.0
+1.0
μA
Input Capacitance
2
pF
相關PDF資料 |
PDF描述 |
|---|---|
| VE-BTN-MV-S | CONVERTER MOD DC/DC 18.5V 150W |
| X9410WP24I-2.7 | IC XDCP DUAL 64-TAP 10K 24-DIP |
| X9410WP24I | IC XDCP DUAL 64-TAP 10K 24-DIP |
| D38999/20JD15JD | CONN RCPT 15POS WALL MNT W/SCKT |
| AD9571ACPZPEC-RL | IC PLL CLOCK GEN 25MHZ 40LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9572-EVALZ-LVD | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs |
| AD9572-EVALZ-PEC | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fiber Channel/Ethernet Clock Generator IC, PLL Core, Dividers, 7 Clock Outputs |
| AD9572XCPZLVD | 制造商:Analog Devices 功能描述: |
| AD9572XCPZPEC | 制造商:Analog Devices 功能描述: |
| AD9573 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PCI-Express Clock Generator IC, PLL Core, Dividers, Two Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。