• <nobr id="3nknq"><div id="3nknq"><dd id="3nknq"></dd></div></nobr>
    <thead id="3nknq"></thead>
    參數(shù)資料
    型號(hào): AD9553BCPZ
    廠商: Analog Devices Inc
    文件頁數(shù): 9/44頁
    文件大?。?/td> 0K
    描述: IC INTEGER-N CLCK GEN 32LFCSP
    標(biāo)準(zhǔn)包裝: 1
    類型: 時(shí)鐘/頻率轉(zhuǎn)換器
    PLL:
    主要目的: 以太網(wǎng),GPON,SONET/SHD,T1/E1
    輸入: CMOS,LVDS,晶體
    輸出: CMOS,LVDS,LVPECL
    電路數(shù): 1
    比率 - 輸入:輸出: 1:2
    差分 - 輸入:輸出: 是/是
    頻率 - 最大: 810MHz
    電源電壓: 3.135 V ~ 3.465 V
    工作溫度: -40°C ~ 85°C
    安裝類型: 表面貼裝
    封裝/外殼: 32-WFQFN 裸露焊盤,CSP
    供應(yīng)商設(shè)備封裝: 32-LFCSP(5x5)
    包裝: 托盤
    配用: AD9553/PCBZ-ND - BOARD EVAL FOR AD9553
    AD9553
    Rev. A | Page 17 of 44
    The Ax pins allow the user to select one of fifteen input reference
    frequencies as shown in Table 14. The device sets the appropriate
    divide-by-5 (÷5A, ÷5B), multiply-by-2 (×2A, ×2B), and input
    divider (RA, RB, RXO) values based on the logic levels applied
    to the Ax pins.
    The same settings apply to both the REFA and REFB input
    paths. Furthermore, the ÷5, ×2, and R values cause the PLL
    input frequency to be either 16 kHz or 40/3 kHz. There are two
    exceptions. The first is for Pin A3 to Pin A0 = 1101, which
    yields a PLL input frequency of 155.52/59 MHz. The second is for
    Pin A3 to Pin A0 = 1110, which yields a PLL input frequency of
    either 1.5625 MHz or 4.86 MHz depending on the Yx pins.
    Note that the XTAL input is not available for holdover func-
    tionality in the A3 to A0 = 1101 and 1110 pin configurations,
    thus the undefined RXO value.
    The Yx pins allow the user to select one of 52 output frequency
    combinations (fOUT1 and fOUT2) per Table 15. The device sets the
    appropriate P0, P1, and P2 settings based on the logic levels applied
    to the Yx pins. Note, however, that selections 101101 through
    110010 require Pin A3 to Pin A0 = 1101, and selection 110011
    requires Pin A3 to Pin A0 = 1110.
    The value (N) of the PLL feedback divider and the control
    setting for the charge pump current (CP) depend on a combi-
    nation of both the Ax and Yx pin settings as shown in Table 16.
    Table 14. Pin Configured Input Frequency, Ax Pins1
    Pin A3 to Pin A0
    f
    REFA, fREFB (MHz)
    Divide-by-5
    A,
    Divide-by-5B
    ×2
    A, ×2B
    R
    A, RB (Decimal)
    R
    XO (Decimal)
    0000
    SPI mode
    0001
    0.008
    Bypassed
    On
    1
    3125
    0010
    1.536
    Bypassed
    96
    3125
    0011
    2.048
    Bypassed
    128
    3125
    0100
    16.384
    Bypassed
    1024
    3125
    0101
    19.44
    Bypassed
    1215
    3125
    01102
    25
    Bypassed
    On
    3125
    0111
    38.88
    Bypassed
    2430
    3125
    1000
    61.44
    Bypassed
    3840
    3125
    1001
    77.76
    Bypassed
    4860
    3125
    1010
    122.88
    Bypassed
    7680
    3125
    1011
    125
    On
    3125
    1100
    1.544
    Bypassed
    On
    193
    3125
    11013
    155.52
    Bypassed
    59
    Undefined
    25 or 77.76
    Bypassed
    16
    Undefined
    1111
    200/3
    Bypassed
    5000
    3750
    1 For divide-by-5 and ×2 frequency scalers, “On” indicates active.
    2 Using A0 to A3 = 0110 to yield a 25 MHz to 125 MHz conversion provides a loop bandwidth of 170 Hz. An alternate 25 MHz to 125 MHz conversion uses A0 to A3 = 1110, which
    provides a loop bandwidth of 20 kHz.
    3 Pin A3 to Pin A0 = 1101 only works with Pin Y5 to Pin Y0 =101101 through 110010.
    4 Pin A3 to Pin A0 = 1110 only works with Pin Y5 to Pin Y0 =110011 or 111111.
    相關(guān)PDF資料
    PDF描述
    MS27467T25F2P CONN PLUG 100POS STRAIGHT W/PINS
    AD9550BCPZ IC INTEGER-N TRANSLATOR 32-LFCSP
    AD9573ARUZ IC PCI CLCOK GEN 25MHZ 16TSSOP
    MS3452W24-22PW CONN RCPT 4POS BOX MNT W/PINS
    MS3452W24-22P CONN RCPT 4POS BOX MNT W/PINS
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    AD9553BCPZ-REEL7 功能描述:IC INTEGER-N CLCK GEN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
    AD9554/PCBZ 功能描述:AD9554 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:計(jì)時(shí),時(shí)鐘發(fā)生器 嵌入式:- 使用的 IC/零件:AD9554 主要屬性:- 輔助屬性:LED 狀態(tài)指示器 所含物品:板 標(biāo)準(zhǔn)包裝:1
    AD9554-1/PCBZ 功能描述:AD9554-1 - Timing, Clock Generator Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 主要用途:計(jì)時(shí),時(shí)鐘發(fā)生器 嵌入式:- 使用的 IC/零件:AD9554-1 主要屬性:- 輔助屬性:LED 狀態(tài)指示器 所含物品:板 標(biāo)準(zhǔn)包裝:1
    AD9554-1BCPZ 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:以太網(wǎng),SONET/SDH,Stratum 輸入:CMOS,LVDS 輸出:HCSL,LVDS,LVPECL 電路數(shù):1 比率 - 輸入:輸出:4:4 差分 - 輸入:輸出:是/是 頻率 - 最大值:942MHz 電壓 - 電源:1.4 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸焊盤,CSP 供應(yīng)商器件封裝:56-LFCSP-WQ(8x8) 標(biāo)準(zhǔn)包裝:1
    AD9554-1BCPZ-REEL7 功能描述:IC PLL CLOCK GEN 4OUT 72LFCSP 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 PLL:是 主要用途:以太網(wǎng),SONET/SDH,Stratum 輸入:CMOS,LVDS 輸出:HCSL,LVDS,LVPECL 電路數(shù):1 比率 - 輸入:輸出:4:4 差分 - 輸入:輸出:是/是 頻率 - 最大值:942MHz 電壓 - 電源:1.4 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸焊盤,CSP 供應(yīng)商器件封裝:56-LFCSP-WQ(8x8) 標(biāo)準(zhǔn)包裝:750