參數(shù)資料
型號(hào): AD9518-0A/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 52/64頁(yè)
文件大小: 0K
描述: BOARD EVALUATION FOR AD9518-0A
設(shè)計(jì)資源: AD9518 Eval Brd Schematics
AD9518 Gerber Files
AD9518-0 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
嵌入式:
已用 IC / 零件: AD9518-0A
主要屬性: 2 輸入,6 輸出,2.8GHz VCO
次要屬性: LVPECL 輸出邏輯
已供物品:
AD9518-0
Data Sheet
Rev. C | Page 56 of 64
Table 46. LVPECL Channel Dividers
Reg.
Addr.
(Hex)
Bits
Name
Description
0x190
[7:4]
Divider 0 low cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays low.
A value of 0x0 means that the divider is low for one input clock cycle (default = 0x0).
[3:0]
Divider 0 high cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays high.
A value of 0x0 means that the divider is high for one input clock cycle (default = 0x0).
0x191
7
Divider 0 bypass
Bypasses and powers down the divider; routes input to divider output.
0: uses divider.
1: bypasses divider (default).
6
Divider 0 nosync
No sync.
0: obeys chip-level SYNC signal (default).
1: ignores chip-level SYNC signal.
5
Divider 0 force high
Forces divider output to high. This requires that the Divider 0 nosync bit (Bit 6) also be set.
This bit has no effect if the Divider 0 bypass bit (Bit 7) is set.
0: divider output forced to low (default).
1: divider output forced to high.
4
Divider 0 start high
Selects clock output to start high or start low.
0: starts low (default).
1: starts high.
[3:0]
Divider 0 phase offset
Phase offset (default = 0x0).
0x192
1
Divider 0 direct to output
Connects OUT0 and OUT1 to Divider 0 or directly to VCO or CLK.
0: OUT0 and OUT1 are connected to Divider 0 (default).
1: If Register 0x1E1[1:0] = 10b, the VCO is routed directly to OUT0 and OUT1.
If Register 0x1E1[1:0] = 00b, the CLK is routed directly to OUT0 and OUT1.
If Register 0x1E1[1:0] = 01b, there is no effect.
0
Divider 0 DCCOFF
Duty-cycle correction function.
0: enables duty-cycle correction (default).
1: disables duty-cycle correction.
0x193
[7:4]
Divider 1 low cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays low.
A value of 0x0 means that the divider is low for one input clock cycle (default = 0xB).
[3:0]
Divider 1 high cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays high.
A value of 0x0 means that the divider is high for one input clock cycle (default = 0xB).
0x194
7
Divider 1 bypass
Bypasses and powers down the divider; routes input to divider output.
0: uses divider (default).
1: bypasses divider.
6
Divider 1 nosync
No sync.
0: obeys chip-level SYNC signal (default).
1: ignores chip-level SYNC signal.
5
Divider 1 force high
Forces divider output to high. This requires that the Divider 1 nosync bit (Bit 6) also be set.
This bit has no effect if the Divider 1 bypass bit (Bit 7) is set.
0: divider output forced to low (default).
1: divider output forced to high.
4
Divider 1 start high
Selects clock output to start high or start low.
0: starts low (default).
1: starts high.
[3:0]
Divider 1 phase offset
Phase offset (default = 0x0).
相關(guān)PDF資料
PDF描述
FCBP110LD1L10S KIT 10M LASERWIRE SFP+
VE-JTX-EZ-S CONVERTER MOD DC/DC 5.2V 25W
H3CWH-2036M IDC CABLE - HKC20H/AE20M/HPL20H
AD9518-3A/PCBZ BOARD EVALUATION FOR AD9518-3A
AD9518-4A/PCBZ BOARD EVALUATION FOR AD9518-4A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-0BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-0BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9518-1 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.5 GHz VCO
AD9518-1/PCBZ 制造商:Analog Devices 功能描述:6-Output Clock Generator with 2.8GHz
AD9518-1A/PCBZ 功能描述:BOARD EVALUATION FOR AD9518-1A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源