參數(shù)資料
型號(hào)： AD9514BCPZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 11/28頁(yè)
文件大?。?/td> 0K
描述： IC CLOCK DIST 3OUT PLL 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
類型： 扇出緩沖器（分配），除法器
PLL： 無(wú)
輸入： 時(shí)鐘
輸出： CMOS，LVDS，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 1:3
差分 - 輸入:輸出： 是/是
頻率 - 最大： 1.6GHz
除法器/乘法器： 是/無(wú)
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ（5x5）
包裝： 帶卷 (TR)
配用： AD9514/PCBZ-ND - BOARD EVAL CLOCK 3CH AD9514
AD9514
Rev. 0 | Page 19 of 28
Synchronization is initiated by pulling the SYNCB pin low for a
minimum of 5 ns. The input clock does not have to be present
at the time the command is issued. The synchronization occurs
after four input clock cycles.
The synchronization applies to clock outputs:
that are not turned OFF
where the divider is not divide = 1 (divider bypassed)
An output with its divider set to divide = 1 (divider bypassed) is
always synchronized with the input clock, with a propagation
delay.
The SYNCB pin must be pulled up for normal operation. Do
not let the SYNCB pin float.
RSET RESISTOR
The internal bias currents of the AD9514 are set by the
RSET resistor. This resistor should be as close as possible to
the value given as a condition in the Specifications section
(RSET = 4.12 kΩ). This is a standard 1% resistor value and
should be readily obtainable. The bias currents set by this
resistor determine the logic levels and operating conditions
of the internal blocks of the AD9514. The performance figures
given in the Specifications section assume that this resistor
value is used for RSET.
VREF
The VREF pin provides a voltage level of VS. This voltage is
one of the four logic levels used by the setup pins (S0 to S10).
These pins set the operation of the AD9514. The VREF pin
provides sufficient drive capability to drive as many of the setup
pins as necessary, up to all on a single part. The VREF pin
should be used for no other purpose.
SETUP CONFIGURATION
The specific operation of the AD9514 is set by the logic levels
applied to the setup pins (S0 to S10). These pins use four-state
logic. The logic levels used are VS and GND, plus VS and
VS. The VS level is provided by the internal self-biasing on
each of the setup pins (S0 to S10). This is the level seen by a
setup pin that is left not connected (NC). The VS level is
provided by the VREF pin. All setup pins requiring the VS
level must be tied to the VREF pin.
SETUP PIN
S0 TO S10
60k
Ω
30k
Ω
VS
05596-
023
Figure 28. Setup Pin (S0 to S10) Equivalent Circuit
The AD9514 operation is determined by the combination of
logic levels present at the setup pins. The setup configurations
for the AD9514 are shown in Table 10 to Table 15. The four
logic levels are referred to as 0, , , and 1. These numbers
represent the fraction of the VS voltage that defines the logic
levels. See the setup pins thresholds in Table 6.
The meaning of some of the setup pins depends on the logic
level set on other pins. For example, the effect of the S3 to S4
pair of pins depends on whether S0 = 0. If S0 = 0, the delay
block for OUT2 is off, and the logic levels on S3 to S4 set the
phase word of the OUT2 divider. However, if S0 ≠ 0, then the
full-scale delay for OUT2 is set by the logic level on S0, and S3
to S4 sets the delay block fine adjust (fraction of full scale).
S1 and S2 together determine the logic level of each output or
whether a channel is off. An output that is set to OFF is
powered down, including the divider.
OUT0 and OUT1 are LVPECL. The LVPECL output differential
voltage (VOD) can have three possible levels: 410 mV, 790 mV,
and 960 mV (limited to the available combinations, see Table 11).
OUT2 can be set to either LVDS or CMOS levels.
S5 and S6 effect depends on S2. If S2 = 0 (OUT2 is off), S5 and
S6 set the OUT1 phase word. If S2 ≠ 0, S5 and S6 set the OUT2
divide ratio. If S2 = , then the value in S9 and S10 overrides
the divide ratio for OUT2.
S7 and S8 depend on S2 and S0. If S2 ≠ 1, these pins set the
OUT1 divide ratio. However, if S2 = 1 (OUT1 is off) and S0 ≠ 0,
S7 and S8 set the phase word for OUT2.
S9 and S10 depend on S2. If S2 ≠ , these pins set the OUT0
divide ratio. If S2 = , they set the OUT2 divide ratio,
overriding S5 and S6.
相關(guān)PDF資料
PDF描述
AD9515BCPZ-REEL7 IC CLOCK DIST 2OUT PLL 32LFCSP
AD9516-0BCPZ IC CLOCK GEN 2.8GHZ VCO 64-LFCSP
AD9516-1BCPZ-REEL7 IC CLOCK GEN 2.5GHZ VCO 64-LFCSP
AD9516-2BCPZ IC CLOCK PLL/VCO 2.2GHZ 64LFCSP
AD9516-3BCPZ-REEL7 IC CLOCK PLL/VCO 2GHZ 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9515 制造商:AD 制造商全稱:Analog Devices 功能描述:1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
ad9515/pcb 制造商:Analog Devices 功能描述:EVAL KIT FOR 1.6 GHZ CLOCK DISTRIBUTION IC, DIVIDERS, DLY AD - Bulk
AD9515/PCBZ 功能描述:BOARD EVAL CLOCK 2CH AD9515 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
AD9515BCPZ 功能描述:IC CLOCK DIST 2OUT PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9515BCPZ-REEL7 功能描述:IC CLOCK DIST 2OUT PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*