- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16993 > AD9481-PCBZ (Analog Devices Inc)BOARD EVAL 8BIT 250MSPS 44-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9481-PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL 8BIT 250MSPS 44-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 250M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | 1 Vpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 439mW @ 250MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9481 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD9481BSUZ-250-ND - IC ADC 8BIT 250MSPS 3.3V 44-TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9481
Rev. 0 | Page 21 of 28
AD9481 EVALUATION BOARD
The AD9481 evaluation board offers an easy way to test the
device. It requires a clock source, an analog input signal, and a
3.3 V power supply. The clock source is buffered on the board to
provide the clocks for the ADC and a data-ready signal. The
digital outputs and output clocks are available at an 80-pin
output connector, P3, P23. (Note that P3, P23 are represented
schematically as two 40-pin connectors, and this connector is
implemented as one 80-pin connector on the PCB.) The board
has several different modes of operation and is shipped in the
following configuration:
Offset binary
Internal voltage reference
POWER CONNECTOR
Power is supplied to the board via two detachable 4-pin power
strips.
Table 11. Power Connector
Terminal
Comments
VDL (3.3 V)
Output supply for external latches and data
ready clock buffer ~ 30 mA
AVDD1 3.3 V
Analog supply for ADC ~ 140 mA
DRVDD1 3.3 V
Output supply for ADC ~ 30 mA
VCTRL1 3.3 V
Supply for support clock circuitry ~ 60 mA
Op amp, ext. ref
Optional supply for op amp and ADR510
reference
1 AVDD, DRVDD, VDL, and VCTRL are the minimum required power
connections.
ANALOG INPUTS
The evaluation board accepts a 700 mV p-p analog input signal
centered at ground at SMB Connector J3. This signal is
terminated to ground through 50 by R22. The input can be
alternatively terminated at the T1 transformer secondary by
R21 and R28. T1 is a wideband RF transformer that provides
the single-ended-to-differential conversion, allowing the ADC
to be driven differentially, minimizing even-order harmonics.
An optional transformer, T4, can be placed if desired (remove
T1, as shown in Figure 39 and Figure 40).
The analog signal can be low-pass filtered by R21, C8 and R28,
C9 at the ADC input.
GAIN
Full scale is set by the sense jumper. This jumper applies a bias
to the SENSE pin to vary the full-scale range; the default
position is SENSE = ground, setting the full scale to 1 V p-p.
OPTIONAL OPERATIONAL AMPLIFIER
The PCB has been designed to accommodate an optional
AD8351 op amp that can serve as a convenient solution for dc-
coupled applications. To use the AD8351 op amp, remove R29,
R31, and C3. Populate R12, R17, and R36 with 25 resistors,
and populate C1, C21, C23, C31, C39, and C30 with 0.1 F
capacitors. Populate R54, R10, and R11 with 10 resistors, and
R34 and R32 with 1 k resistors. Populate R15 with a 1.2 k
resistor and R14 with a 100 resistor. Populate R37 with a
10 k resistor.
CLOCK
The clock input is terminated to ground through 50 at SMA
Connector J1. The input is ac-coupled to a high speed
differential receiver (LVEL16) that provides the required low
jitter, fast edge rates needed for best performance. J1 input
should be > 0.5 V p-p. Power to the LVEL16 is set to VCTRL
(default) or AVDD by jumper placement at the device.
OPTIONAL CLOCK BUFFER
The PCB has been designed to accommodate the SNLVDS1 line
driver. The SNLVDS1 is used as a high speed LVDS-level
optional encode clock. To use this clock, please remove C2, C5,
and C6. Place 0.1 F capacitors on C34, C35, and C26. Place a
10 resistor on R48, and place a 100 resistor on R6. Place a
0 resistor on both R49 and R53. For best results using the line
driver, J1 input should be > 2.5 V p-p.
DS
The DS inputs are available on the PCB at J2 and J4. If driving
DS+ externally, place a 0 resistor at C48 and remove R53.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J44-EY | CONVERTER MOD DC/DC 48V 50W |
| CDB5525 | EVAL BOARD FOR CS5525 |
| 222A111-25/86-0 | BOOT MOLDED |
| VI-J0Z-EY | CONVERTER MOD DC/DC 2V 20W |
| CDB5526 | EVAL BOARD FOR CS5526 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9483 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Triple 8-Bit, 140 MSPS A/D Converter |
| AD9483/PCB | 制造商:Analog Devices 功能描述: |
| AD9483KS-100 | 制造商:Analog Devices 功能描述:ADC Triple Flash 100Msps 8-bit Parallel 100-Pin MQFP 制造商:Analog Devices 功能描述:ADC TRIPLE FLASH 100MSPS 8BIT PARALLEL 100MQFP - Trays |
| AD9483KS-140 | 制造商:Analog Devices 功能描述:Triple ADC Flash 140Msps 8-bit Parallel 100-Pin MQFP 制造商:Analog Devices 功能描述:ADC TRIPLE FLASH 140MSPS 8BIT PARALLEL 100MQFP - Trays |
| AD9484 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter Excellent linearity |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。