- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10068 > AD9432BSTZ-80 (Analog Devices Inc)IC ADC 12BIT 80MSPS 52-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9432BSTZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 80MSPS 52-LQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1W |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-LQFP |
| 供應(yīng)商設(shè)備封裝： | 52-LQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個差分，單極 |
AD9432
Rev. F | Page 14 of 16
DIGITAL OUTPUTS
The digital outputs are 3.3 V (2.7 V to 3.6 V) TTL-/CMOS-
compatible for lower power consumption. The output data
format is twos complement (see Table 6).
Table 6. Twos Complement Output Coding (VREF = 2.5 V)
Code
AIN AIN (V)
Digital Output
+2047
1.000
0111 1111 1111
…
0
0000 0000 0000
1
0.00049
1111 1111 1111
…
2048
1.000
1000 0000 0000
The out-of-range (OR) output is logic low for normal operation.
During any clock cycle when the ADC output data (Dx) reaches
positive or negative full scale (+2047 or 2048), the OR output
goes high. The OR output is internally generated each clock cycle.
It has the same pipeline latency and propagation delay as the ADC
output data and remains high until the output data reflects an
in-range condition. The ADC output bits (Dx) do not roll over
and, therefore, remain at positive or negative full scale (+2047
or 2048) while the OR output is high.
VOLTAGE REFERENCE
A stable and accurate 2.5 V voltage reference is built into the
AD9432 (VREFOUT). In normal operation, the internal refer-
ence is used by strapping Pin 45 to Pin 46 and placing a 0.1 μF
decoupling capacitor at VREFIN.
The input range can be adjusted by varying the reference voltage
applied to the AD9432. No appreciable degradation in performance
occurs when the reference is adjusted ±5%. The full-scale range
of the ADC tracks reference voltage changes linearly.
TIMING
The AD9432 provides latched data outputs, with 10 pipeline
delays. Data outputs are included or available one propagation
delay (tPD) after the rising edge of the encode command (see
Figure 2). The length of the output data lines and the loads
placed on them should be minimized to reduce transients
within the AD9432; these transients can detract from the
dynamic performance of the converter.
The minimum guaranteed conversion rate of the AD9432 is
1 MSPS. At internal clock rates below 1 MSPS, dynamic perfor-
mance may degrade. Therefore, input clock rates below 1 MHz
should be avoided.
During initial power-up, or whenever the clock to the AD9432
is interrupted, the output data will not be accurate for 200 ns or
10 clock cycles, whichever is longer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1331CG | IC TXRX 5V/3V RS232 28-SSOP |
| IDT72V235L10PF8 | IC FIFO SYNC 2048X18 10NS 64TQFP |
| AD1674AD | IC ADC SNGL 12BIT 28-CDIP |
| MS27468E9B6S | CONN RCPT 6POS JAM NUT W/SCKT |
| LT1080IN#PBF | IC DRVR/RCVR DUAL-RS232 5V 18DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9432BSTZ-801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
| AD9432BSVZ-105 | 功能描述:IC ADC 12BIT 105MSPS 52TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9432BSVZ-1051 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
| AD9432BSVZ-80 | 功能描述:IC ADC 12BIT 80MSPS 52TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9432BSVZ-801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。