- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10068 > AD9432BSTZ-80 (Analog Devices Inc)IC ADC 12BIT 80MSPS 52-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9432BSTZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/16頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 80MSPS 52-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 1W |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-LQFP |
| 供應(yīng)商設(shè)備封裝： | 52-LQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，單極；2 個(gè)差分，單極 |
AD9432
Rev. F | Page 13 of 16
THEORY OF OPERATION
The AD9432 is a 12-bit pipeline converter that uses a switched-
capacitor architecture. Optimized for high speed, this converter
provides flat dynamic performance up to frequencies near
Nyquist. DNL transitional errors are calibrated at final test to
a typical accuracy of 0.25 LSB or less.
ANALOG INPUT
The analog input to the AD9432 is a differential buffer. The
input buffer is self-biased by an on-chip resistor divider that
sets the dc common-mode voltage to a nominal 3 V (see the
Equivalent Circuits section). Rated performance is achieved
by driving the input differentially. The minimum input offset
voltage is obtained when driving from a source with a low
differential source impedance, such as a transformer in ac
applications. Capacitive coupling at the inputs increases the
input offset voltage by as much as ±25 mV. Driving the ADC
single-ended degrades performance. For best dynamic perfor-
mance, impedances at AIN and AIN should match.
Special care was taken in the design of the analog input section
of the AD9432 to prevent damage and corruption of data when
the input is overdriven. The nominal input range is 2 V p-p.
Each analog input is 1 V p-p when driven differentially.
00
58
7-
02
5
4.0
3.5
2.5
3.0
2.0
AIN
Figure 26. Full-Scale Analog Input Range
ENCODE INPUT
Any high speed ADC is extremely sensitive to the quality of the
sampling clock provided by the user. A track-and-hold circuit is
essentially a mixer, and any noise, distortion, or timing jitter on
the clock is combined with the desired signal at the ADC output.
For this reason, considerable care has been taken in the design
of the encode input of the AD9432, and the user is advised to
give commensurate thought to the clock source. The encode
input supports differential or single-ended mode and is fully
TTL-/CMOS-compatible.
Note that the encode inputs cannot be driven directly from PECL
level signals (VIHD is 3.5 V maximum). PECL level signals can
easily be accommodated by ac coupling, as shown in Figure 27.
Good performance is obtained using an MC10EL16 translator
in the circuit to drive the encode inputs.
00
58
7-
02
6
PECL
GATE
ENCODE
AD9432
ENCODE
510
0.1F
510
Figure 27. AC Coupling to Encode Inputs
ENCODE VOLTAGE LEVEL DEFINITION
The voltage level definitions for driving ENCODE and ENCODE
in single-ended and differential mode are shown in
.
0
05
87
-02
7
VIHD
VICM
VID
VILD
ENCODE
VIHS
VILS
ENCODE
0.1F
Figure 28. Differential and Single-Ended Input Levels
Table 5. Encode Inputs
Input
Min
Nominal
Max
Differential Signal Amplitude (VID)
500 mV
750 mV
High Differential Input Voltage (VIHD)
3.5 V
Low Differential Input Voltage (VILD)
0 V
Common-Mode Input (VICM)
1.25 V
1.6 V
High Single-Ended Voltage (VIHS)
2 V
3.5 V
Low Single-Ended Voltage (VILS)
0 V
0.8 V
Often, the cleanest clock source is a crystal oscillator producing a
pure sine wave. In this configuration, or with any roughly symmet-
rical clock input, the input can be ac-coupled and biased to a
reference voltage that also provides the encode. This ensures
that the reference voltage is centered on the encode signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1331CG | IC TXRX 5V/3V RS232 28-SSOP |
| IDT72V235L10PF8 | IC FIFO SYNC 2048X18 10NS 64TQFP |
| AD1674AD | IC ADC SNGL 12BIT 28-CDIP |
| MS27468E9B6S | CONN RCPT 6POS JAM NUT W/SCKT |
| LT1080IN#PBF | IC DRVR/RCVR DUAL-RS232 5V 18DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9432BSTZ-801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
| AD9432BSVZ-105 | 功能描述:IC ADC 12BIT 105MSPS 52TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9432BSVZ-1051 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
| AD9432BSVZ-80 | 功能描述:IC ADC 12BIT 80MSPS 52TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9432BSVZ-801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。