參數(shù)資料
型號: AD9398/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 5/44頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9398
標準包裝: 1
主要目的: 視頻,視頻處理
已用 IC / 零件: AD9398
已供物品:
相關(guān)產(chǎn)品: AD9398KSTZ-100-ND - IC INTERFACE 100MHZ HDMI 100LQFP
AD9398KSTZ-150-ND - IC INTERFACE 150MHZ HDMI 100LQFP
AD9398
Rev. 0 | Page 13 of 44
AUDIO BOARD LEVEL MUTING
The audio can be muted through the infoframes or locally
via the serial bus registers. This can be controlled with
Register R0x57, Bits [7:4].
AVI Infoframes
The HDMI TMDS transmission contains infoframes with
specific information for the monitor such as:
Audio information
2 channels to 8 channels of audio identified
Audio coding
Audio sampling frequency
Speaker placement
N and CTS values (for reconstruction of the audio)
Muting
Source information
CD
SACD
DVD
Video information
Video ID code (per CEA861B)
Color space
Aspect ratio
Horizontal and vertical bar information
MPEG frame information (I, B, or P frame)
Vendor (transmitter source) name and product model
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided to indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF beginning at
R0x87 contain the new data flag (NDF) information. These
registers contain the same information and all are reset once
any of them are read. Although there is no external interrupt
signal, it is very easy for the user to read any of these registers to
see if there is new information to be processed.
OUTPUT DATA FORMATS
The AD9398 supports 4:4:4, 4:2:2, double data rate (DDR), and
BT656 output formats. Register 0x25[3:0] controls the output
mode. These modes and the pin mapping are listed in Table 10.
Table 10.
Port
Red
Green
Blue
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4:4:4
Red/Cr [7:0]
Green/Y [7:0]
Blue/Cb [7:0]
4:2:2
CbCr [7:0]
Y [7:0]
DDR 4:2:2 CbCr Y, Y
DDR 1 G [3:0]
DDR B [7:4]
DDR B [3:0]
DDR 4:2:2 CbCr [11:0]
4:4:4 DDR
DDR R [7:0]
DDR G [7:4]
DDR 4:2:2 Y,Y [11:0]
4:2:2 to 12
CbCr [11:0]
Y [11:0]
1 Arrows in the table indicate clock edge. Rising edge of clock =
↑, falling edge = ↓.
相關(guān)PDF資料
PDF描述
REC8-2415SRWZ/H3/A/M CONV DC/DC 8W 24VIN 15VOUT
GBC15DREH-S93 CONN EDGECARD 30POS .100 EYELET
A1KXB-1636M IDC CABLE - APK16B/AE16M/X
UPA0J122MPD6TD CAP ALUM 1200UF 6.3V 20% RADIAL
AD9889B/PCBZ KIT EVALUATION FOR AD9889B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9410 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 210 MSPS A/D Converter
AD9410/PCB 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD9410 - Bulk
AD9410BSQ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays 制造商:Analog Devices 功能描述:IC 10-BIT ADC
AD9410BSQZ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays
AD9410BSVZ 功能描述:IC ADC 10BIT 210MSPS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極