- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17018 > AD9279-80KITZ (Analog Devices Inc)KIT EVALUATION FOR AD9279 PDF資料下載
參數(shù)資料
| 型號： | AD9279-80KITZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVALUATION FOR AD9279 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 8 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行 |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9279 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9279
Rev. 0 | Page 36 of 44
the output of the AD9279 are summed in an I-to-V converter to
provide the combined output signal with a theoretical improve-
ment in dynamic range of 6 dB for the four channels.
CW Application Information
The RESET pin is used to synchronize the LO dividers in AD9279
arrays. Because they are driven by the same internal LO, the four
channels in any AD9279 are inherently synchronous. However,
when multiple AD9279s are used, it is possible that their dividers
wake up in different phase states. The function of the RESET
pin is to phase align all the LO signals in multiple AD9279s.
The 4LO divider of each AD9279 can be initiated in one of four
possible states: 0°, 90°, 180°, and 270° relative to other AD9279s.
The internally generated I/Q signals of each AD9279 LO are always
at a 90° angle relative to each other, but a phase shift can occur
during power-up between the dividers of multiple AD9279s
used in a common array.
The RESET mechanism also allows the measurement of non-
mixing gain from the RF input to the output. The rising edge of
the active high RESET pulse can occur at any time; however, the
duration should be ≥ 20 ns minimum. When the RESET pulse
transitions from high to low, the LO dividers are reactivated on
the next rising edge of the 4LO clock. To guarantee synchronous
operation of an array of AD9279s, the RESET pulse must go low
on all devices before the next rising edge of the 4LO clock.
Therefore, it is best to have the RESET pulse go low on the falling
edge of the 4LO clock; at the very least, the tSETUP should be ≥ 5 ns.
An optimal timing setup is for the RESET pulse to go high on a
4LO falling edge and to go low on a 4LO falling edge; this gives
15 ns of setup time even at a 4LO frequency of 32 MHz (8 MHz
internal LO). Use the following procedure to check the synch-
ronization of multiple AD9279s:
1.
Activate at least one channel per AD9279 by setting the
appropriate channel enable bit in the serial interface.
2.
Set the phase code of all AD9279 channels to the same
logic state, for example, 0000.
3.
Apply the same test signal to all devices to generate a sine
wave in the baseband output and measure the output of
one channel per device.
4.
Apply a RESET pulse to all AD9279s.
5.
Because all phase codes of the AD9279s should be the
same, the combined signal of multiple devices should be N
times greater than a single channel. If the combined signal
is less than N times one channel, one or more of the LO
phases of the individual AD9279s are in error.
S1
S2
S3
S4
E1
E2
E3
E4
90°
45°
135°
0°
SUMMED
OUTPUT
S1 + S2 + S3 + S4
S1 THROUGH S4
ARE NOW
IN PHASE
PHASE BIT
SETTINGS
CHANNEL 1
PHASE SET
FOR 135°
LAG
CHANNEL 2
PHASE SET
FOR 90°
LAG
CHANNEL 3
PHASE SET
FOR 45°
LAG
CHANNEL 4
PHASE SET
FOR 0°
LAG
TRANSDUCER ELEMENT TE1
THROUGH ELEMENT TE4
CONVERT US WAVES TO
ELECTRICAL SIGNALS
LNA
4 US WAVES
ARE DELAYED
45° EACH WITH
RESPECT TO
EACH OTHER
09
42
3-
0
46
Figure 67. Simplified Example of the AD9279 Phase Shifter
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BWZ-EW | CONVERTER MOD DC/DC 2V 40W |
| UVZ1V103MRD | CAP ALUM 10000UF 35V 20% RADIAL |
| VI-BWY-EY | CONVERTER MOD DC/DC 3.3V 33W |
| AD9641-80KITZ | BOARD EVAL FOR AD9641 |
| LGU2C102MELB | CAP ALUM 1000UF 160V 20% SNAP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9279BBCZ | 功能描述:IC ADC 12BIT 80MSPS 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9279-BBCZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9280 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter |
| AD9280ARS | 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9280ARSRL | 功能描述:IC ADC 8BIT CMOS 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。