參數(shù)資料
型號(hào)： AD9277BSVZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 27/48頁(yè)
文件大小： 0K
描述： IC ADC 14BIT LNA/VGA/AAF 100TQFP
標(biāo)準(zhǔn)包裝： 1
類型： AAF，ADC，解調(diào)器，LNA，VGA
分辨率（位）： 14 b
采樣率（每秒）： 10M ~ 50M
數(shù)據(jù)接口： 串行，SPI?
電壓電源： 模擬和數(shù)字
電源電壓： 1.8V，3V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 托盤
配用： AD9277-50EBZ-ND - BOARD EVAL FOR AD9277
AD9277
Rev. 0 | Page 33 of 48
ADC
The AD9277 uses a pipelined ADC architecture. The quantized
output from each stage is combined into a 14-bit result in the
digital correction logic. The pipelined architecture permits the
first stage to operate on a new input sample and the remaining
stages to operate on preceding samples. Sampling occurs on the
rising edge of the clock.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The data is then serialized
and aligned to the frame and output clocks.
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9277 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
This signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
and require no additional bias.
Figure 63 shows the preferred method for clocking the AD9277.
A low jitter clock source, such as the Valpey Fisher oscillator
VFAC3-BHL50 MHz, is converted from single-ended to differ-
ential using an RF transformer. The back-to-back Schottky
diodes across the secondary transformer limit clock excursions
into the AD9277 to approximately 0.8 V p-p differential. This
helps to prevent the large voltage swings of the clock from
feeding through to other portions of the AD9277, and it
preserves the fast rise and fall times of the signal, which are
critical to low jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2812
3.3V
50 100
CLK–
CLK+
ADC
MINI-CIRCUITS
ADT1-1WT, 1:1Z
XFMR
VFAC3
OUT
0
81
-05
7
Figure 63. Transformer-Coupled Differential Clock
If a low jitter clock is available, another option is to ac-couple
a differential PECL signal to the sample clock input pins, as
shown in Figure 64. The AD951x family of clock drivers offers
excellent jitter performance.
100
0.1F
240
AD951x FAMILY
50*
CLK
*50 RESISTOR IS OPTIONAL.
PECL DRIVER
3.3V
OUT
VFAC3
08
18
1-
0
58
CLK–
CLK+
ADC
Figure 64. Differential PECL Sample Clock
0.1F
AD951x FAMILY
50*
CLK
*50 RESISTOR IS OPTIONAL.
LVDS DRIVER
3.3V
OUT
VFAC3
08
18
1-
0
59
100
CLK–
CLK+
ADC
Figure 65. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 kΩ resistor (see Figure 66). Although the
CLK+ input circuit supply is AVDD1 (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V, making the
selection of the drive logic voltage very flexible.
0.1F
39k
CMOS DRIVER
50*
OPTIONAL
100
0.1F
CLK
*50 RESISTOR IS OPTIONAL.
AD951x FAMILY
3.3V
OUT
VFAC3
08
18
1-
06
0
CLK–
CLK+
ADC
Figure 66. Single-Ended 1.8 V CMOS Sample Clock
0.1F
CMOS DRIVER
50*
OPTIONAL
100
0.1F
CLK
*50 RESISTOR IS OPTIONAL.
AD951x FAMILY
3.3V
OUT
VFAC3
08
18
1-
0
61
0.1F
CLK–
CLK+
ADC
Figure 67. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to the clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic performance
characteristics. The AD9277 contains a duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9277. When the DCS is on, noise and distortion perfor-
mance are nearly flat for a wide range of duty cycles. However,
some applications may require the DCS function to be off. If so,
keep in mind that the dynamic range performance can be affected
when operated in this mode. See Table 18 for more details on
using this feature.
相關(guān)PDF資料
PDF描述
AD9278BBCZ IC ADC 12BIT 50MSPS 144CSPBGA
AD9279BBCZ IC ADC 12BIT 80MSPS 144CSPBGA
AD9393BBCZRL-80 IC INTERFACE 80MHZ HDMI 76CSPBGA
AD9398KSTZ-150 IC INTERFACE 150MHZ HDMI 100LQFP
AD9708ARU IC DAC 8BIT 100MSPS 28-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9278-50EBZ 功能描述:BOARD EVALUATION FOR AD9278 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
AD9278BBCZ 功能描述:IC ADC 12BIT 50MSPS 144CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤
AD9279 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator
AD9279-65EBZ 功能描述:BOARD EVALUATION FOR AD9279 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
AD9279-80KITZ 功能描述:KIT EVALUATION FOR AD9279 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*