參數(shù)資料
型號： AD9259ABCPZRL7-50
廠商： Analog Devices Inc
文件頁數(shù)： 26/52頁
文件大小： 0K
描述： IC ADC 14BIT SRL 50MSPS 48LFCSP
標準包裝： 750
位數(shù)： 14
采樣率（每秒）： 50M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 409mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個單端，單極；4 個差分，單極
AD9259
Data Sheet
Rev. E | Page 32 of 52
Table 16. Memory Map Register
Addr.
(Hex)
Register Name
(MSB)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
(LSB)
Bit 0
Default
Value
(Hex)
Default Notes/
Comments
Chip Configuration Registers
00
chip_port_config
0
LSB first
1 = on
0 = off
(default)
Soft
reset
1 = on
0 = off
(default)
1
Soft
reset
1 = on
0 = off
(default)
LSB first
1 = on
0 = off
(default)
0
0x18
The nibbles
should be
mirrored so that
LSB- or MSB-first
mode is set cor-
rectly regardless
of shift mode.
01
chip_id
8-bit Chip ID Bits [7:0]
(AD9259 = 0x04), (default)
0x04
Default is unique
chip ID. This is a
read-only
register.
02
chip_grade
X
Child ID [6:4]
(identify device variants of Chip ID)
100 = 50 MSPS
X
Child ID used to
differentiate
graded devices.
This is a read-
only register.
Device Index and Transfer Registers
05
device_index_A
X
Clock
channel
DCO
1 = on
0 = off
(default)
Clock
channel
FCO
1 = on
0 = off
(default)
Data
Channel
D
1 = on
(default)
0 = off
Data
Channel
C
1 = on
(default)
0 = off
Data
Channel
B
1 = on
(default)
0 = off
Data
Channel
A
1 = on
(default)
0 = off
0x0F
Bits are set to
determine which
on-chip device
receives the next
write command.
FF
device_update
X
SW
transfer
1 = on
0 = off
(default)
0x00
Synchronously
transfers data
from the master
shift register to
the slave.
ADC Functions
08
modes
X
Internal power-down mode
000 = chip run (default)
001 = full power-down
010 = standby
011 = reset
0x00
Determines
various generic
modes of chip
operation.
09
clock
X
Duty
cycle
stabilizer
1 = on
(default)
0 = off
0x01
Turns the
internal duty
cycle stabilizer
on and off.
0D
test_io
User test mode
00 = off (default)
01 = on, single alternate
10 = on, single once
11 = on, alternate once
Reset PN
long gen
1 = on
0 = off
(default)
Reset
PN short
gen
1 = on
0 = off
(default)
Output test mode—see Table 9 in the
0000 = off (default)
0001 = midscale short
0010 = +FS short
0011 = FS short
0100 = checkerboard output
0101 = PN 23 sequence
0110 = PN 9 sequence
0111 = 1-/0-word toggle
1000 = user input
1001 = 1-/0-bit toggle
1010 = 1× sync
1011 = one bit high
1100 = mixed bit frequency
(format determined by output_mode)
0x00
When this reg-
ister is set, the
test data is placed
on the output
pins in place of
normal data.
相關(guān)PDF資料
PDF描述
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
AD9266BCPZRL7-20 IC ADC 16BIT 20MSPS 32LFCSP
AD9269BCPZRL7-20 IC ADC 16BIT 20MSPS DL 64LFCSP
AD9271BSVZ-40 IC ADC OCT 12BIT 40MSPS 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9259BCPZ-50 制造商:Analog Devices 功能描述:ADC Quad Pipelined 50Msps 14-bit Serial (2-Wire)/LVDS 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT 50 MSPS SERIAL LVDS ADC 制造商:Analog Devices 功能描述:14BIT ADC 50MSPS SMD LFCSP-48
AD9259BCPZRL-50 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 14-bit, 50 MSPS Serial LVDS 1.8 V A/D Converter
AD9260 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
AD9260AS 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi
AD9260ASRL 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*