參數(shù)資料
型號(hào): AD9259ABCPZRL7-50
廠商: Analog Devices Inc
文件頁數(shù): 23/52頁
文件大小: 0K
描述: IC ADC 14BIT SRL 50MSPS 48LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 14
采樣率(每秒): 50M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 4
功率耗散(最大): 409mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 8 個(gè)單端,單極;4 個(gè)差分,單極
Data Sheet
AD9259
Rev. E | Page 3 of 52
REVISION HISTORY
12/11—Rev. D to Rev. E
Changes to Output Signals Section and Figure 60......................35
Change to Default Operation and Jumper Selection Settings
Section ..............................................................................................36
Change to Figure 63 ........................................................................39
Added Endnote 2 in Ordering Guide ...........................................51
4/10—Rev. C to Rev. D
Changes to Table 16 ........................................................................33
Updated Outline Dimensions........................................................51
Changes to Ordering Guide...........................................................51
11/09—Rev. B to Rev. C
Added EPAD Note to Figure 5 ......................................................11
Changes to Input Signals Section and Figure 60.........................35
Updated Outline Dimensions........................................................51
Changes to Ordering Guide...........................................................51
7/07—Rev. A to Rev. B
Change to General Description.......................................................1
Changes to Figure 2 and Figure 4....................................................7
Changes to the Hardware Interface Section ................................29
Changes to Table 17 ........................................................................48
5/07—Rev. 0 to Rev. A
Changes to Effective Number of Bits (ENOB)..................................... 4
Changes to Logic Output (SDIO/ODM) .............................................. 5
Added Endnote 3 to Table 3..................................................................... 5
Change to Pipeline Latency ..................................................................... 6
Changes to Figure 2 to Figure 4...............................................................7
Changes to Figure 10...............................................................................12
Changes to Figure 15 to Figure 17, Figure 22, and Figure 31 ..........14
Changes to Figure 21 and Figure 22 Captions....................................15
Changes to Figure 41...............................................................................19
Changes to Clock Duty Cycle Considerations Section.....................20
Changes to Power Dissipation and Power-Down Mode Section ...21
Changes to Figure 50 to Figure 52 Captions.......................................23
Change to Table 8.....................................................................................23
Changes to Table 9 Endnote ..................................................................24
Changes to Digital Outputs and Timing Section...............................25
Added Table 10.........................................................................................25
Changes to RBIAS Pin Section..............................................................26
Deleted Figure 53 and Figure 54 ...........................................................26
Changes to Figure 56...............................................................................27
Changes to Hardware Interface Section ..............................................28
Added Figure 57.......................................................................................29
Changes to Table 15.................................................................................29
Changes to Reading the Memory Map Table Section ......................30
Change to Output Signals Section........................................................34
Changes to Figure 60...............................................................................34
Changes to Default Operation and
Jumper Selection Settings Section ...................................................35
Changes to Alternative Analog Input Drive
Configuration Section........................................................................36
Changes to Figure 63...............................................................................38
Changes to Table 17.................................................................................46
Changes to Ordering Guide...................................................................50
6/06—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
AD9260ASZRL IC ADC 16BIT 2.5MHZ 44MQFP
AD9262BCPZ-10 IC ADC 16BIT 10MHZ 64LFCSP
AD9266BCPZRL7-20 IC ADC 16BIT 20MSPS 32LFCSP
AD9269BCPZRL7-20 IC ADC 16BIT 20MSPS DL 64LFCSP
AD9271BSVZ-40 IC ADC OCT 12BIT 40MSPS 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9259BCPZ-50 制造商:Analog Devices 功能描述:ADC Quad Pipelined 50Msps 14-bit Serial (2-Wire)/LVDS 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT 50 MSPS SERIAL LVDS ADC 制造商:Analog Devices 功能描述:14BIT ADC 50MSPS SMD LFCSP-48
AD9259BCPZRL-50 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 14-bit, 50 MSPS Serial LVDS 1.8 V A/D Converter
AD9260 制造商:AD 制造商全稱:Analog Devices 功能描述:High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate
AD9260AS 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi
AD9260ASRL 制造商:Analog Devices 功能描述:ADC Single Pipelined 2.5Msps 16-bit Parallel 44-Pin MQFP T/R 制造商:Rochester Electronics LLC 功能描述:16-BIT HIGH SPEED OVERSAMPLED ADC - Bulk