參數(shù)資料
型號(hào)： AD9246BCPZRL7-125
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/44頁(yè)
文件大小： 0K
描述： IC ADC 14BIT 125MSPS 48-LFCSP
設(shè)計(jì)資源： Using AD8376 to Drive Wide Bandwidth ADCs for High IF AC-Coupled Appls (CN0002)
Driving AD9233/46/54 ADCs in AC-Coupled Baseband Appls (CN0051)
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 14
采樣率（每秒）： 125M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 3
功率耗散（最大）： 425mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 2 個(gè)單端，單極；1 個(gè)差分，單極
AD9246
Rev. A | Page 24 of 44
MEMORY MAP
READING THE MEMORY MAP REGISTER TABLE
Each row in the memory map register table has eight address
locations. The memory map is roughly divided into three
sections: the chip configuration registers map (Address 0x00 to
Address 0x02), the device index and transfer registers map
(Address 0xFF), and the ADC functions map (Address 0x08 to
Address 0x18).
Table 15 displays the register address number in hexadecimal in
the first column. The last column displays the default value for
each hexadecimal address. The Bit 7 (MSB) column is the start
of the default hexadecimal value given. For example, Hexadecimal
Address 0x14, output_phase, has a hexadecimal default value of
0x00. This means Bit 3 = 0, Bit 2 = 0, Bit 1 = 1, and Bit 0 = 1 or
0011 in binary. This setting is the default output clock or DCO
phase adjust option. The default value adjusts the DCO phase
90° relative to the nominal DCO edge and 180° relative to the
data edge. For more information on this function, consult the
Open Locations
Locations marked as open are currently not supported for this
device. When required, these locations should be written with
0s. Writing to these locations is required only when part of an
address location is open (for example, Address 0x14). If the
entire address location is open (Address 0x13), then the address
location does not need to be written.
Default Values
Coming out of reset, critical registers are loaded with default
values. The default values for the registers are shown in Table 15.
Logic Levels
An explanation of two registers follows:
“Bit is set” is synonymous with “Bit is set to Logic 1” or
“Writing Logic 1 for the bit.”
“Clear a bit” is synonymous with “Bit is set to Logic 0” or
“Writing Logic 0 for the bit.”
SPI-Accessible Features
A list of features accessible via the SPI and a brief description of
what the user can do with these features follow. These features
are described in detail in the Interfacing to High Speed ADCs via
Modes:
Set either power-down or standby mode.
Clock:
Access the DCS via the SPI.
Offset:
Digitally adjust the converter offset.
Test I/O:
Set test modes to have known data on output bits.
Output Mode:
Set up outputs; vary the strength of the
output drivers.
Output Phase:
Set the output clock polarity.
VREF:
Set the reference voltage.
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tHI
tCLK
tLO
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
05491-
0
56
Figure 57. Serial Port Interface Timing Diagram
相關(guān)PDF資料
PDF描述
MS27473T12C98S CONN PLUG 10POS STRAIGHT W/SCKT
MS27497T24F61S CONN RCPT 61POS WALL MNT W/SCKT
VI-2VV-MY CONVERTER MOD DC/DC 5.8V 50W
VI-2VT-MY CONVERTER MOD DC/DC 6.5V 50W
VI-B03-MY CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9246BCPZRL7-80 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS/105 MSPS/125 MSPS, 1.8 V ANALOG-TO-DIGITAL C - Tape and Reel
AD9248 制造商:Analog Devices 功能描述:40 MSPS DUAL A/D CONVERTER - Bulk
AD9248-20PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248-40PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65 MSPS Dual A/ D Converter
AD9248-65PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 20/40/65 MSPS Dual A/ D Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*