- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9202 (Analog Devices, Inc.) Complete 10-Bit, 32 MSPS, 90 mW CMOS A/D Converter(32MSPS,10位A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD9202 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete 10-Bit, 32 MSPS, 90 mW CMOS A/D Converter(32MSPS,10位A/D轉(zhuǎn)換器) |
| 中文描述： | 完整的10位，32 MSPS的90毫瓦的CMOS A / D轉(zhuǎn)換（32MSPS，10位的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 10/24頁 |
| 文件大?。?/td> | 369K |
| 代理商： | AD9202 |
AD9202
–10–
REV. B
SUMMARY OF MODES
VOLTAGE REFERENCE
1 V Mode
The internal reference may be set to 1 V by connect-
ing REFSENSE and VREF together.
2 V Mode
The internal reference my be set to 2 V by connecting
REFSENSE to analog ground
External Divider Mode
The internal reference may be set to a
point between 1 V and 2 V by adding external resistors. See
Figure 16f.
External Reference Mode
enables the user to apply an external
reference to REFTS, REFBS and VREF pins. This mode
is attained by tying REFSENSE to VDD.
REFERENCE BUFFER
Center Span Mode
midscale is set by shorting REFTS and
REFBS together and applying the midscale voltage to that point
The MODE pin is set to AVDD/2. The analog input will swing
about that midscale point.
Top/Bottom Mode
sets the input range between two points.
The two points are between 1 V and 2 V apart. The Top/Bottom
Mode is enabled by tying the MODE pin to AVDD.
ANALOG INPUT
Differential Mode
is attained by driving the AIN pin as one
differential input and shorting REFTS and REFBS together and
driving them as the second differential input. The MODE pin
is tied to AVDD/2. Preferred mode for optimal distortion
performance.
Single-Ended
is attained by driving the AIN pin while the
REFTS and REFBS pins are held at dc points. The MODE pin is
tied to AVDD.
Single-Ended/Clamped (AC Coupled)
The input may be
clamped to some dc level by ac coupling the input. This is done
by tying the CLAMPIN to some dc point and applying a pulse to
the CLAMP pin. MODE pin is tied to AVDD.
SPECIAL
Users of the AD9200 may upgrade their system by dropping the
AD9202 right into their socket.
INPUT AND REFERENCE OVERVIEW
Figure 15, a simplified model of the AD9202, highlights the
relationship between the analog input, AIN, and the reference
voltages, REFTS, REFBS and VREF. Like the voltages applied
to the resistor ladder in a flash A/D converter, REFTS and
REFBS define the maximum and minimum input voltages to the
A/D.
The input stage is normally configured for single-ended opera-
tion, but allows for differential operation by shorting REFTS
and REFBS together to be used as the second input.
SHA
AIN
REFTS
REFBS
A/D
CORE
AD9202
Figure 15. Equivalent Functional Input Circuit
In single-ended operation, the input spans the range,
REFBS
≤
AIN
≤
REFTS
where
REFBS
can be connected to GND and REFTS con-
nected to VREF. If the user requires a different reference range,
REFBS and REFTS can be driven to any voltage within the
power supply rails, so long as the difference between the two is
between 1 V and 2 V.
In differential operation, REFTS and REFBS are shorted to-
gether, and the input span is set by VREF,
(
REFTS
–
VREF/2
)
≤
AIN
≤
(
REFTS
+
VREF/2
)
where
VREF
is determined by the internal reference or brought
in externally by the user.
The best noise performance may be obtained by operating the
AD9202 with a 2 V input range. The best distortion perfor-
mance may be obtained by operating the AD9202 with a 1 V
input range.
REFERENCE OPERATION
The AD9202 can be configured in a variety of reference topolo-
gies. The simplest configuration is to use the AD9202’s onboard
bandgap reference, which provides a pin-strappable option to
generate either a 1 V or 2 V output. If the user desires a refer-
ence voltage other than those two, an external resistor divider
can be connected between VREF, REFSENSE and analog
ground to generate a potential anywhere between 1 V and 2 V.
Another alternative is to use an external reference for designs
requiring enhanced accuracy and/or drift performance. A
third alternative is to bring in top and bottom references,
bypassing VREF altogether.
Figures 16d, 16e, 16f and 16g illustrate the reference architec-
ture of the AD9202. In tailoring a desired arrangement, the user
can select an input configuration to match drive circuit. Then,
moving to the reference modes at the bottom of the figure,
select a reference circuit to accommodate the offset and ampli-
tude of a full-scale signal.
Table I outlines pin configurations to match user requirements.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9219BCPZ-65 | Quad, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9219 | Quad, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9219-65EB | Quad, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9219BCPZRL-65 | Quad, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9219BCPZRL-40 | Quad, 10-Bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9202JRS | 制造商:Analog Devices 功能描述: |
| AD9202JRSRL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD9203 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter |
| AD9203ARU | 功能描述:IC ADC 10BIT 40MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD9203ARURL7 | 功能描述:IC ADC 10BIT 40MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。