- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8554 > AD9148BBCZRL (Analog Devices Inc)IC DAC 16BIT QD 1GSPS 196CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9148BBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 55/72頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT QD 1GSPS 196CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 系列： | TxDAC+® |
| 設(shè)置時(shí)間： | 20ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 2.22W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 196-CSPBGA（12x12） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 8 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
Data Sheet
AD9148
Rev. B | Page 59 of 72
ANALOG OUTPUTS
TRANSMIT DAC OPERATION
Figure 77 shows a simplified block diagram of one pair of the
transmit path DACs. The DAC core consists of a current source
array, switch core, digital control logic, and full-scale output current
control. The DAC full-scale output current (IOUTFS) is nominally
20 mA. The output currents from the IOUTx_P and IOUTx_N
pins are complementary, meaning that the sum of the two currents
always equals the full-scale current of the DAC. The digital input
code to the DAC determines the effective differential current
delivered to the load.
The DAC has a 1.2 V band gap reference with an output impedance
of 5 kΩ. The reference output voltage appears on the VREF pin.
When using the internal reference, the VREF pin should be
decoupled to AVSS with a 0.1 F capacitor. The internal reference
should only be used for external circuits that draw dc currents
of 2 A or less. For dynamic loads or static loads greater than
2 A, the VREF pin should be buffered. If desired, an external
reference (between 1.10 V to 1.30 V) can be applied to the
VREF pin.
A 10 kΩ external resistor, RSET, must be connected from
the RESET pin to AVSS. This resistor, along with the reference
control amplifier, sets up the correct internal bias currents for
the DAC. Because the full-scale current is inversely proportional
to this resistor, the tolerance of RSET is reflected in the full-scale
output amplitude.
The full-scale current can be calculated by
×
+
×
=
DAC gain
R
I
SET
OUTFS
16
3
72
VREF
where DAC gain is set individually for the I and Q DACs in
Register 0x30, Register 0x31, Register 0x34, and Register 0x35,
respectively.
For nominal values of VREF (1.2 V), RSET (10 kΩ), and DAC
gain (512), the full-scale current of the DAC is typically 20.16 mA.
The DAC full-scale current can be adjusted from 8.66 mA to
31.66 mA by setting the DAC gain parameter setting as shown
35
0
1000
DAC GAIN CODE
I O
U
TFS
(
mA)
30
25
20
15
10
5
200
400
600
800
08910-
074
Figure 76. DAC Full-Scale Current vs. DAC Gain Code
Transmit DAC Transfer Function
The output currents from the IOUTx_P and IOUTx_N pins are
complementary, meaning that the sum of the two currents always
equals the full-scale current of the DAC. The digital input code
to the DAC determines the effective differential current delivered
to the load. IOUTx_P provides the maximum output current
when all bits are high. The output currents vs. DACCODE for
the DAC outputs are expressed as
OUTFS
N
P
OUT
I
DACCODE
I
×
=
2
_
(1)
IOUT_N = IOUTFS – IOUT_P
(2)
where DACCODE = 0 to 2N 1.
I DAC
IOUT1_P/IOUT3_P
IOUT1_N/IOUT3_N
Q DAC
IOUT2_N/IOUT4_N
IOUT2_P/IOUT4_P
CURRENT
SCALING
I DAC GAIN
Q DAC GAIN
0.1F
10k
I120
VREF
RSET
5k
1.2V
08910-
075
Figure 77. Simplified Block Diagram of the DAC Core
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTK-MW-S | CONVERTER MOD DC/DC 40V 100W |
| AD5372BSTZ-REEL | IC DAC 16BIT 32CH SER 64-LQFP |
| VE-JTJ-MW-S | CONVERTER MOD DC/DC 36V 100W |
| VE-JTH-MW-S | CONVERTER MOD DC/DC 52V 100W |
| AD5382BSTZ-5 | IC DAC 14BIT 32CH 5V 100-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9148BBPZ | 功能描述:IC DAC 16BIT SPI/SRL 196BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD9148BBPZRL | 功能描述:IC DAC 16BIT SPI/SRL 196BGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9148BPCZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148BPCZRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 16-Bit,1 GSPS, TxDAC+ Digital-to-Analog Converter |
| AD9148-EBZ | 功能描述:BOARD EVALUATION FOR AD9148 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。