參數(shù)資料
型號: AD9058AKD
廠商: Analog Devices Inc
文件頁數(shù): 8/11頁
文件大?。?/td> 0K
描述: IC ADC 8BIT DUAL 50MSPS 48-CDIP
標(biāo)準(zhǔn)包裝: 7
位數(shù): 8
采樣率(每秒): 50M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 960mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: 0°C ~ 70°C
安裝類型: 通孔
封裝/外殼: 48-CDIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 48-CDIP 側(cè)面銅焊焊接蓋
包裝: 管件
輸入數(shù)目和類型: 2 個單端,單極;2 個單端,雙極
REV.
AD9058
–6–
THEORY OF OPERATION
The AD9058 contains two separate 8-bit analog-to-digital con-
verters (ADCs) on a single silicon die. The two devices can be
operated independently with separate analog inputs, voltage
references, and clocks.
In a traditional flash converter, 256 input comparators are required
to make the parallel conversion for 8-bit resolution. This is in
marked contrast to the scheme used in the AD9058, as shown
in Figure 1.
Unlike traditional “flash,” or parallel, converters, each of the two
ADCs in the AD9058 utilizes a patented interpolating archi-
tecture to reduce circuit complexity, die size, and input capacitance.
These advantages accrue because, compared to a conventional
flash design, only half the normal number of input comparator
cells is required to accomplish the conversion.
In this unit, each of the two independent ADCs uses only 128 (2
7)
comparators to make the conversion. The conversion for the
seven most significant bits (MSBs) is performed by the 128
comparators. The value of the least significant bit (LSB) is
determined by interpolation between adjacent comparators in
the decoding register. A proprietary decoding scheme processes
the comparator outputs and provides an 8-bit code to the output
register of each ADC; the scheme also minimizes error codes.
8
256
ANALOG IN
–VREF
+VREF
INTERPOLA
TING
LA
TCHES
DECODE
LOGIC
LA
TCHES
8
128
127
2
1
Figure 1. Comparator Block Diagram
Analog input range is established by the voltages applied at the
voltage reference inputs (+VREF and –VREF). The AD9058 can
operate from 0 V to 2 V using the internal voltage reference,
or anywhere between –1 V and +2 V using external references.
Input range is limited to 2 V p-p when using external references.
The internal resistor ladder divides the applied voltage reference
into 128 steps, with each step representing two 8-bit quanti-
zation levels.
COMP
ENCODE
A
ENCODE
+VINT
AIN A
+VS
D0A(LSB)
–VS
D0B(LSB)
D7A(MSB)
AIN B
D7B(MSB)
AD9058
(J-LEAD)
–VREF A
–VREF B
ENCODE
B
+VREF A
+VREF B
CLOCK
ANALOG
IN A
0.5V
ANALOG
IN B
0.5V
0.1 F
+5V
–5V
0.1 F
–2V
+2V
AD9617
400
20k
200
800
20k
5
0.1 F
10pF
1k
50
(SEE TEXT)
CLOCK
8
1N4001
4, 19, 21,
25, 27, 42
74HCT
273
74HCT
273
40
1
43
3
2
6
38
8
7, 20,
26, 39
28
29
30
31
32
33
34
35
18
17
16
15
14
13
12
11
5, 9, 22,
24, 37, 41
10
36
AD9617
AD707
74HCT04
Figure 2. AD9058 Using Internal 2 V Voltage Reference
E
相關(guān)PDF資料
PDF描述
AD9059BRS IC ADC 8BIT DUAL 60MSPS 28-SSOP
AD9117BCPZRL7 IC DAC DUAL 14BIT LO PWR 40LFCSP
AD9148BBPZRL IC DAC 16BIT SPI/SRL 196BGA
AD9200ARS IC ADC CMOS 10BIT 20MSPS 28-SSOP
AD9201ARS IC ADC CMOS 10BIT DUAL 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9058AKJ 功能描述:IC ADC 8BIT DUAL 50MSPS 44-JLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD9058ATD/883B 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 8-Bit 50 MSPS RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD9058ATD883B 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-Bit 50 MSPS A/D Converter
AD9058ATJ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-Bit 50 MSPS A/D Converter
AD9058ATJ/883B 制造商:Analog Devices 功能描述:ADC Dual Flash 50Msps 8-bit Parallel 44-Pin JLCC 制造商:Analog Devices 功能描述:ADC DUAL FLASH 50MSPS 8BIT PARALLEL 44PIN JLCC - Rail/Tube 制造商:Analog Devices 功能描述:IC 8-BIT ADC