參數(shù)資料
型號： AD8432-EVALZ
廠商： Analog Devices Inc
文件頁數(shù)： 11/32頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD8432
標準包裝： 1
每 IC 通道數(shù)： 2 - 雙
放大器類型： 電壓反饋
輸出類型： 差分
轉(zhuǎn)換速率： 295 V/µs
-3db帶寬： 200MHz
電流 - 輸出 / 通道： 77mA
工作溫度： -40°C ~ 85°C
電流供應（主 IC）： 24mA
電壓 - 電源，單路/雙路(±)： 4.5 V ~ 5.5 V
板類型： 完全填充
已供物品： 板
已用 IC / 零件： AD8432
Data Sheet
AD8432
Rev. C | Page 19 of 32
Table 5. Gain Setting Using a Pin-Strapping Technique and 3 dB Bandwidth for Each Gain Configuration
Differential
Gain (dB)
Single
Gain (dB)
3 dB
BW (MHz)
RG1 (Ω)
RG2 (Ω)
RG3 (Ω)
RG4 (Ω)
RG5 (Ω)
RG6 (Ω)
RG7 (Ω)
12.04
6.02
200
12
Connect
GMH to GOH
Connect
GOH to OPH
24
Connect
GML to GOL
Connect
GOL to OPL
18.06
12.04
90
12
24
Connect
GOH to OPH
24
Connect
GOL to OPL
21.58
15.56
50
12
Connect
GMH to GOH
48
24
Connect
GML to GOL
48
24.08
18.06
32
12
24
48
24
48
The single-ended gain from INH to OPH (see Figure 65) is
defined as
G1
G4
G3
G2
G1
INH
OPH
R
G
+
=
The single-ended gain from INH to OPL is defined as
G1
G7
G6
G5
INH
OPL
R
G
+
=
The values of the seven gain resistors were chosen so that both
single-ended gains are equal. For example, to set a gain of
12.04 dB (G = ×4) differentially, the gain from INH to each
output (OPH, OPL) should be 6.02 dB (G = ×2).
INH to OPH: For RG1 = RG2 = RG, then
2
=
×
=
+
=
G
G1
G2
G1
INH
OPH
R
G
INH to OPL: For RG1 = RG and RG5 = 2 × RG, then
2
=
×
=
=
G
G1
G5
INH
OPL
R
G
ACTIVE INPUT RESISTANCE MATCHING
The AD8432 reduces noise and optimizes signal power transfer
by using active input termination to perform signal source
resistance matching.
The primary purpose of input impedance matching is to optimize
the input signal power transfer. With resistive termination, the
input noise increases due to the thermal noise of the terminating
resistor and the increased contribution of the input voltage
noise generator of the LNA. With active impedance matching,
however, the contributions of both are smaller than they are for
resistive termination by a factor of 1/(1 + LNA) gain. The
noise figure (NF) for the three terminating schemes is shown in
LNA
RIN
VIN
VOUT
RS
INH
UNTERMINATED
LNA
RIN
VIN
VOUT
RS
INH
RESISTIVE
TERMINATION
LNA
RIN
VIN
VOUT
RS
RFB
INH
ACTIVE
IMPEDANCE MATCH
08341-
009
Figure 66. Input Resistance Matching
To achieve this active impedance match, connect a feedback
resistor, RFB, between the INH and OPL (see Figure 66). RIN is
given in Equation 1, where G/2 is the single-ended gain.
2
1 G
R
FB
IN
+
=
(1)
In addition, to further reduce the input resistance, there is an
internal resistance of 6.2 kΩ in parallel with the source resistance,
such that
INTERNAL
FB
IN
R
G
R
2
1+
=
(2)
Equation 3 should be used to calculate RFB accurately for a desired
input resistance and single-ended gain. Refer to Table 6 for
calculated results for RFB for several input resistance and gain
combinations.
kΩ
2
.
6
,
1
2
1
=
+
=
INTERNAL
IN
FB
R
G
R
(3)
相關PDF資料
PDF描述
AD8336-EVALZ BOARD EVALUATION FOR AD8336
AD8331-EVALZ BOARD EVAL FOR AD8331
AD8337-EVALZ BOARD EVALUATION FOR AD8337
EEV-HA1E331UP CAP ALUM 330UF 25V 20% SMD
101A062-100-0 BOOT MOLDED
相關代理商/技術參數(shù)
參數(shù)描述
AD8436 制造商:Analog Devices 功能描述:BOARD EVALUATION RMS-DC AD8436 制造商:Analog Devices 功能描述:AD8436, RMS TO DC CONV, EVAL BOARD
AD8436_13 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power, True RMS-to-DC Converter
AD8436ACPZ-R7 功能描述:IC CONV TRUE RMS-DC LP 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - RMS 至 DC 轉(zhuǎn)換器 系列:- 標準包裝:46 系列:- 電流 - 電源:1.2mA 電源電壓:±18 V，36 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC W 包裝:管件
AD8436ACPZ-R7_PROMO 制造商:Analog Devices 功能描述:RMS-DC CONVERTER 1MHZ 325UA
AD8436ACPZ-RL 功能描述:IC CONV TRUE RMS-DC LP 20LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - RMS 至 DC 轉(zhuǎn)換器 系列:- 標準包裝:46 系列:- 電流 - 電源:1.2mA 電源電壓:±18 V，36 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC W 包裝:管件
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*