參數(shù)資料
型號(hào): AD8324JRQZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 14/16頁
文件大?。?/td> 0K
描述: IC LINE DRIVER CBL 3.3V 20QSOP
標(biāo)準(zhǔn)包裝: 2,500
類型: 線路驅(qū)動(dòng)器,發(fā)射器
應(yīng)用: 調(diào)制解調(diào)器,CATV
安裝類型: 表面貼裝
封裝/外殼: 20-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 20-QSOP
包裝: 帶卷 (TR)
Data Sheet
AD8324
Rev. B | Page 7 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Figure 5. 20-Lead LFCSP Pin Configuration
Figure 6. 20-Lead QSOP Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
20-Lead
LFCSP
20-Lead
QSOP
Mnemonic
Description
1, 2, 5, 9,
18, 19
1, 3, 4, 7,
11, 20
GND
Common External Ground Reference.
3
5
VIN+
Noninverting Input. DC-biased to approximately VCC/2. Must be ac-coupled with a 0.1 μF capacitor.
4
6
VIN–
Inverting Input. DC-biased to approximately VCC/2. Must be ac-coupled with a 0.1 μF capacitor.
6
8
DATEN
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A Logic 0
to Logic 1 transition transfers the latched data to the attenuator core (updates the gain) and
simultaneously inhibits serial data transfer into the register. A Logic 1 to Logic 0 transition inhibits
the data latch (holds the previous and simultaneously enables the register for serial data load).
7
9
SDATA
Serial Data Input. This digital input allows an 8-bit serial (gain) word to be loaded into the internal
register with the most significant bit (MSB) first.
8
10
CLK
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-
slave shift register. Logic 0 to Logic 1 transition latches the data bit, and a Logic 1 to Logic 0
transfers the data bit to the slave. This requires the input serial data-word to be valid at or before
this clock transition.
10
12
SLEEP
Low Power Sleep Mode. In sleep mode, the supply current of the AD8324 is reduced to 30 μA. A
Logic 0 powers down the part (high ZOUT state), and a Logic 1 powers up the part.
11
13
NC
No Connect. Do not connect to this pin.
12
14
BYP
Internal Bypass. This pin must be externally decoupled (0.1 μF capacitor).
13
15
VOUT–
Negative Output Signal. Must be biased to VCC. See Figure 23.
14
16
VOUT+
Positive Output Signal. Must be biased to VCC. See Figure 23.
15
17
RAMP
External RAMP Capacitor (Optional).
16
18
TXEN
Transmit Enable. Logic 0 disables forward transmission, and Logic 1 enables forward transmission.
17, 20
2, 19
VCC
Common Positive External Supply Voltage.
0
Not
applicable
EPAD
Exposed Pad. The exposed pad must be connected to a solid copper plane with low thermal
resistance. This applies to the 20-lead LFCSP package only.
TOP VIEW
(Not to Scale)
AD8324
1
2
3
4
5
15
14
13
12
11
16
17
20 19 18
67
8
9
10
GND
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE EXPOSED PAD MUST BE CONNECTED TO A SOLID COPPER PLANE
WITH A LOW THERMAL RESISTANCE. THIS APPLIES TO THE 20-LEAD
LFCSP PACKAGE ONLY.
VIN+
VIN–
GN
D
GN
D
V
CC
V
CC
TX
EN
GN
D
SL
E
EP
DA
T
E
N
SDA
T
A
CL
K
RAMP
VOUT+
VOUT–
BYP
NC
0
433
9-
0
-00
6
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD8324
TXEN
SDATA
VCC
CLK
VIN+
SLEEP
BYP
NC
VOUT+
NC = NO CONNECT
GND
VIN
GND
RAMP
VOUT
GND
VCC
DATEN
04339-0-005
相關(guān)PDF資料
PDF描述
AD8325ARUZ-REEL IC LN DVR CATV FINE-STEP 28TSSOP
AD8326AREZ IC LINE DVR CATV PROG 28TSSOP
AD8327ARU-REEL IC LN DVR CATV COARS-STP 20TSSOP
AD8328ACPZ-REEL7 IC LINE DRIVE CBLE 5V 20LFCSP TR
AD8332ACP-R2 IC VGA DUAL W/PREAMP LN 32-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8324JRQZ-REEL7 功能描述:IC LINE DRIVER CBL 3.3V 20QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-WQFN(4x4)裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
AD8325 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V CATV Line Driver Fine Step Output Power Control
AD8325_05 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V CATV Line Driver Fine Step Output Power Control
AD8325ARU 制造商:Rochester Electronics LLC 功能描述:TSSOP FAST-SWITCH'G DIGITALLY CTRLD VGA - Bulk 制造商:Analog Devices 功能描述:AMPLIFIER IC NUMBER OF CIRCUITS:1
AD8325ARU-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V CATV Line Driver Fine Step Output Power Control