IOUT1 DAC cu" />
參數(shù)資料
型號: AD7948BRZ
廠商: Analog Devices Inc
文件頁數(shù): 2/16頁
文件大?。?/td> 0K
描述: IC DAC 12BIT MULTIPLYING 20-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 37
設(shè)置時間: 600ns
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 25µW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 20-SOIC W
包裝: 管件
輸出數(shù)目和類型: 1 電流,單極;1 電流,雙極
采樣率(每秒): 1.7M
AD7943/AD7945/AD7948
REV. B
–10–
AD7948 PIN FUNCTION DESCRIPTIONS
Pin Mnemonic
Description
IOUT1
DAC current output terminal 1. Normally terminated at the virtual ground of output amplifier.
AGND
Analog Ground Pin. This pin connects to the back gates of the current steering switches. The DAC IOUT2
terminal is also connected internally to this point.
DGND
Digital Ground Pin.
CSMSB
Chip Select Most Significant Byte. Active Low Input. Used in combination with
WR to load external data into
the input register or in combination with
LDAC and WR to load external data into both input and DAC registers.
DF/
DOR
Data Format/Data Override. When this input is low, data in the DAC register is forced to one of two override
codes selected by CTRL. When the override signal is removed, the DAC output returns to reflect the value in
the DAC register. With DF/
DOR high, CTRL selects either a left or right justified input data format. For normal
operation, DF/
DOR is held high. See Table I.
CTRL
Control Input. See DF/
DOR description.
DB7–DB0
Digital Data Inputs.
LDAC
Load DAC input, active low. This signal, in combination with others, is used to load the DAC register from
either the input register or the external data bus.
CSLSB
Chip Select Least Significant (LS) Byte. Active Low Input. Used in combination with
WR to load external data
into the input register or in combination with
WR and LDAC to load external data into both input and DAC
registers.
WR
Write input, active low. This active low signal, in combination with others is used in loading external data into
the AD7948 input register and in transferring data from the input register to the DAC register.
VDD
Power supply input. This is nominally +5 V for Normal Mode Operation and +3.3 V to +5 V for Biased Mode
Operation.
VREF
DAC reference input.
RFB
DAC feedback resistor pin.
Table II. Truth Table for AD7948 Write Operation
WR
CSMSB
CSLSB
LDAC
Function
0
1
0
1
Load LS Byte to Input Register
0
1
0
Load LS Byte to Input Register and DAC Register
0
1
Load MS Byte to Input Register
0
1
0
Load MS Byte to Input Register and DAC Register
0
1
0
Load Input Register to DAC Register
1
X
No Data Transfer
Table I. Truth Table for DF/
DOR CTRL
DF/
DOR
CTRL
Function
0
DAC Register Contents Overridden by All 0s
0
1
DAC Register Contents Overridden by All 1s
1
0
Left-Justified Input Data Selected
1
Right-Justified Input Data Selected
相關(guān)PDF資料
PDF描述
MS3454L22-14P CONN RCPT 19POS JAM NUT W/PINS
VI-B1J-MV-F4 CONVERTER MOD DC/DC 36V 150W
AD7943BRZ IC DAC 12BIT MULT SRL 16SOIC
VI-B1J-MV-F3 CONVERTER MOD DC/DC 36V 150W
AD7948ARSZ-B IC DAC 12BIT MULT PARALL 20SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7948BRZ-REEL 功能描述:IC DAC 12BIT MULT PARALL 20SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD7949 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 8-Channel, 500 kSPS PulSAR ADC
AD7949_09 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 8-Channel, 250 kSPS PulSAR ADC
AD7949BCPZ 功能描述:IC ADC 14BIT 250KSPS 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7949BCPZ 制造商:Analog Devices 功能描述:IC ADC 14BIT 250KSPS LFCSP-20