- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8693 > AD7945BRZ-REEL (Analog Devices Inc)IC DAC 12BIT MULT PARALL 20SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7945BRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 2/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT MULT PARALL 20SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時(shí)間： | 600ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 25µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類(lèi)型： | 1 電流，單極；1 電流，雙極 |
| 采樣率（每秒）： | 1.7M |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD7943/AD7945/AD7948
REV. B
–10–
AD7948 PIN FUNCTION DESCRIPTIONS
Pin Mnemonic
Description
IOUT1
DAC current output terminal 1. Normally terminated at the virtual ground of output amplifier.
AGND
Analog Ground Pin. This pin connects to the back gates of the current steering switches. The DAC IOUT2
terminal is also connected internally to this point.
DGND
Digital Ground Pin.
CSMSB
Chip Select Most Significant Byte. Active Low Input. Used in combination with
WR to load external data into
the input register or in combination with
LDAC and WR to load external data into both input and DAC registers.
DF/
DOR
Data Format/Data Override. When this input is low, data in the DAC register is forced to one of two override
codes selected by CTRL. When the override signal is removed, the DAC output returns to reflect the value in
the DAC register. With DF/
DOR high, CTRL selects either a left or right justified input data format. For normal
operation, DF/
DOR is held high. See Table I.
CTRL
Control Input. See DF/
DOR description.
DB7–DB0
Digital Data Inputs.
LDAC
Load DAC input, active low. This signal, in combination with others, is used to load the DAC register from
either the input register or the external data bus.
CSLSB
Chip Select Least Significant (LS) Byte. Active Low Input. Used in combination with
WR to load external data
into the input register or in combination with
WR and LDAC to load external data into both input and DAC
registers.
WR
Write input, active low. This active low signal, in combination with others is used in loading external data into
the AD7948 input register and in transferring data from the input register to the DAC register.
VDD
Power supply input. This is nominally +5 V for Normal Mode Operation and +3.3 V to +5 V for Biased Mode
Operation.
VREF
DAC reference input.
RFB
DAC feedback resistor pin.
Table II. Truth Table for AD7948 Write Operation
WR
CSMSB
CSLSB
LDAC
Function
0
1
0
1
Load LS Byte to Input Register
0
1
0
Load LS Byte to Input Register and DAC Register
0
1
Load MS Byte to Input Register
0
1
0
Load MS Byte to Input Register and DAC Register
0
1
0
Load Input Register to DAC Register
1
X
No Data Transfer
Table I. Truth Table for DF/
DOR CTRL
DF/
DOR
CTRL
Function
0
DAC Register Contents Overridden by All 0s
0
1
DAC Register Contents Overridden by All 1s
1
0
Left-Justified Input Data Selected
1
Right-Justified Input Data Selected
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7945BRSZ-REEL | IC DAC 12BIT MULT PARALL 20SSOP |
| AD7945ARSZ-BREEL | IC DAC 12BIT MULT PARALL 20SSOP |
| CD4072BNSR | IC 4-IN OR GATE DUAL 14-SOP |
| VI-26F-IV-S | CONVERTER MOD DC/DC 72V 150W |
| VI-260-IV-S | CONVERTER MOD DC/DC 5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7945TQ | 制造商:Rochester Electronics LLC 功能描述:PARALLEL 12-B IOUT DAC IC - Bulk |
| AD7946 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD79461 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7946BCP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 14BIT SERL 10LFCSP EP - Bulk |
| AD7946BCPRL7 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。