參數(shù)資料
型號(hào)： AD7940-DBRD
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/20頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD7940 STAMP SPI
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 14
采樣率（每秒）： 100k
數(shù)據(jù)接口： 串行
輸入范圍： 0 ~ Vdd
在以下條件下的電源（標(biāo)準(zhǔn)）： 17mW @ 100kSPS & 5V
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7940
已供物品： 板
相關(guān)產(chǎn)品： AD7940BRJZ-REEL7DKR-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRJZ-REEL7CT-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRJZ-REEL7TR-ND - IC ADC 14BIT 100KSPS SOT-23-6
AD7940BRM-ND - IC ADC 14BIT UNIPOLAR 8-MSOP
AD7940BRM-REEL7TR-ND - IC ADC 14BIT UNIPOLAR 8-MSOP
AD7940
Rev. A | Page 14 of 20
POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered down
between each conversion, or a series of conversions may be
performed at a high throughput rate, and then the ADC is
powered down for a relatively long duration between these
bursts of several conversions. When the AD7940 is in power-
down, all analog circuitry is powered down.
To enter power-down, the conversion process must be
interrupted by bringing CS high anywhere after the second
falling edge of SCLK and before the 10th falling edge of SCLK
as shown in Figure 17. Once CS has been brought high in this
window of SCLKs, the part will enter power-down, the
conversion that was initiated by the falling edge of CS will be
terminated, and SDATA will go back into three-state. If CS is
brought high before the second SCLK falling edge, the part will
remain in normal mode and will not power down. This will
avoid accidental power-down due to glitches on the CS line.
In order to exit this mode of operation and power up the
AD7940 again, a dummy conversion is performed. On the
falling edge of CS, the device will begin to power up and will
continue to power up as long as CS is held low until after the
falling edge of the 10th SCLK. The device will be fully powered
up once at least 16 SCLKs (or approximately 6 s) have elapsed
and valid data will result from the next conversion as shown in
Figure 18. If CS is brought high before the 10th falling edge of
SCLK, regardless of the SCLK frequency, the AD7940 will go
back into power-down again. This avoids accidental power-up
due to glitches on the CS line or an inadvertent burst of 8 SCLK
cycles while CS is low. So although the device may begin to
power-up on the falling edge of CS, it will power down again on
the rising edge of CS as long as it occurs before the 10th SCLK
falling edge.
03305-0-010
SCLK
SDATA
1
2
10
16
THREE-STATE
CS
Figure 17. Entering Power-Down Mode
03305-0-011
1
10
16
1
16
SDATA
SCLK
CS
INVALID DATA
VALID DATA
THE PART IS FULLY POWERED
UP WITH VIN FULLY ACQUIRED
THE PART BEGINS
TO POWER UP
tPOWER UP
Figure 18. Exiting Power-Down Mode
相關(guān)PDF資料
PDF描述
EVAL-AD5663REBZ BOARD EVAL FOR AD5663
NRS6010T3R3MMGF INDUCTOR POWER 3.3UH 1.5A SMD
EVAL-AD5390EBZ BOARD EVALUATION FOR AD5390
MIC2026-1YM TR IC SW DISTRIBUTION 2CHAN 8SOIC
EVAL-AD5680EBZ BOARD EVAL FOR AD5680
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7942 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit, +/-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
AD79421 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)
AD7942BCPRL7 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN
AD7942BCPWP 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN
AD7942BCPZRL 功能描述:IC ADC 14BIT SAR 250KSPS 10LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*