- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10241 > AD7938BSUZ-REEL7 (Analog Devices Inc)IC ADC 12BIT 8CHAN 32TQFP PDF資料下載
參數(shù)資料
| 型號： | AD7938BSUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/36頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 8CHAN 32TQFP |
| 標準包裝： | 500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1.5M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 13.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應商設備封裝： | 32-TQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，單極；4 個偽差分，單極；7 偽差分，單極 |
| 配用： | EVAL-AD7938CBZ-ND - EVAL BOARD FOR AD7938 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD7938/AD7939
Data Sheet
Rev. C | Page 18 of 36
CIRCUIT INFORMATION
The AD7938/AD7939 are fast, 8-channel, 12-bit and 10-bit,
single-supply, successive approximation analog-to-digital
converters. The parts can operate from a 2.7 V to 5.25 V
power supply and feature throughput rates up to 1.5 MSPS.
The AD7938/AD7939 provide the user with an on-chip track-
and-hold, an accurate internal reference, an analog-to-digital
converter, and a parallel interface housed in a 32-lead LFCSP or
TQFP package.
The AD7938/AD7939 have eight analog input channels that
can be configured to be eight single-ended inputs, four fully
differential pairs, four pseudo differential pairs, or seven pseudo
differential inputs with respect to one common input. There is
an on-chip user-programmable channel sequencer that allows
the user to select a sequence of channels through which the
ADC can progress and cycle with each consecutive falling edge
of CONVST.
The analog input range for the AD7938/AD7939 is 0 V to VREF
or 0 V to 2 × VREF, depending on the status of the RANGE bit in
the control register. The output coding of the ADC can be either
binary or twos complement, depending on the status of the
CODING bit in the control register.
The AD7938/AD7939 provide flexible power management
options to allow the user to achieve the best power performance
for a given throughput rate. These options are selected by
programming the power management bits, PM1 and PM0, in
the control register.
CONVERTER OPERATION
The AD7938/AD7939 are successive approximation ADCs
based around two capacitive digital-to-analog converters
(DACs). Figure 15 and Figure 16 show simplified schematics of
the ADC in acquisition and conversion phase, respectively. The
ADC comprises control logic, an SAR, and two capacitive DACs.
Both figures show the operation of the ADC in differential/pseudo
differential mode. Single-ended mode operation is similar but
VIN is internally tied to AGND. In acquisition phase, SW3 is
closed, SW1 and SW2 are in Position A, the comparator is held
in a balanced condition, and the sampling capacitor arrays
acquire the differential signal on the input.
03715-
023
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CAPACITIVE
DAC
CS
VREF
SW2
B
A
Figure 15. ADC Acquisition Phase
When the ADC starts a conversion (Figure 16), SW3 opens and
SW1 and SW2 move to Position B, causing the comparator to
become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and the charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is
rebalanced, the conversion is complete. The control logic
generates the output code of the ADC. The output impedances
of the sources driving the VIN+ and the VIN pins must match;
otherwise, the two inputs have different settling times, resulting
in errors.
03715-
024
VIN+
VIN–
A
B
SW1
SW3
COMPARATOR
CONTROL
LOGIC
CAPACITIVE
DAC
CAPACITIVE
DAC
CS
VREF
SW2
B
A
Figure 16. ADC Conversion Phase
ADC TRANSFER FUNCTION
The output coding for the AD7938/AD7939 is either straight
binary or twos complement, depending on the status of the
CODING bit in the control register. The designed code
transitions occur at successive LSB values (1 LSB, 2 LSBs, and
so on) and the LSB size is VREF/4,096 for the AD7938 and
VREF/1,024 for the AD7939. The ideal transfer characteristics
of the AD7938/AD7939 for both straight binary and twos
complement output coding are shown in Figure 17 and Figure 18,
respectively.
03715-
025
000...000
111...111
1 LSB = VREF/4096 (AD7938)
1 LSB = VREF/1024 (AD7939)
1 LSB
+VREF – 1 LSB
ANALOG INPUT
ADC
CO
DE
0V
NOTES
1. VREF IS EITHER VREF OR 2 × VREF.
000...001
000...010
111...110
111...000
011...111
Figure 17. AD7938/AD7939 Ideal Transfer Characteristic
with Straight Binary Output Coding
相關PDF資料 |
PDF描述 |
|---|---|
| 13280-18PG-331 | CONN PLUG 18POS CABLE PIN |
| E5MSCB | CONN RCPT 5POS MALE SLD CUP BLK |
| E5MRAB | CONN RCPT 5POS MALE R/A PCB BLK |
| AD7898AR-3 | IC ADC 12BIT SRL HS 5V 8-SOIC |
| MS3106F24-12S | CONN PLUG 5POS STRAIGHT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7939 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7939BCP | 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 10-bit Parallel 32-Pin LFCSP EP |
| AD7939BCP-REEL | 制造商:Analog Devices 功能描述:ADC SGL SAR 1.5MSPS 10-BIT PARALLEL 32LFCSP EP - Tape and Reel |
| AD7939BCP-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 10-bit Parallel 32-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.5MSPS 10-BIT PARALLEL 32LFCSP EP - Tape and Reel |
| AD7939BCPZ | 功能描述:IC ADC 10BIT 8CH PARALL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。