參數(shù)資料
型號(hào): AD7824LNZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 2/16頁(yè)
文件大?。?/td> 0K
描述: IC ADC 8BIT LC2MOS 4CH HS 24DIP
產(chǎn)品變化通告: Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝: 15
位數(shù): 8
采樣率(每秒): 100k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 3
功率耗散(最大): 100mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 通孔
封裝/外殼: 24-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 24-PDIP
包裝: 管件
輸入數(shù)目和類(lèi)型: 8 個(gè)單端,單極
AD7824/AD7828
–10–
REV. F
MICROPROCESSOR INTERFACING
The AD7824/AD7828 is designed to interface to microprocessors
as Read Only Memory (ROM). Analog channel selection, con-
version start, and data read operations are controlled by
CS, RD,
and the channel address inputs. These signals are common to
all memory peripheral devices.
Z80 MICROPROCESSOR
Figure 16 shows a typical AD7824/AD7828–Z80 interface. The
AD7824/AD7828 is operating in Mode 0. Assume the ADC is
assigned a memory block starting at address C000. The follow-
ing LOAD instruction to any of the addresses listed in Table II
will start a conversion of the selected channel and read the
conversion result.
LD B, (C000)
At the beginning of the instruction cycle when the ADC
address is selected, RDY asserts the WAIT input so that the
Z80 is forced into a WAIT state. At the end of conversion,
RDY returns high and the conversion result is placed in the B
register of the microprocessor.
DATA BUS
ADDRESS BUS
ADDRESS
DECODE
EN
5V
5k
A0
A1
A2
Z80
AD7824*
AD7828*
A15
A0
MREQ
WAIT
RD
D7
D0
CS
RDY
RD
DB7
DB0
A0
A1
A2**
LINEAR CIRCUITRY OMITTED FOR CLARITY.
FOR THE AD7828 ONLY
**
*
Figure 16. AD7824/AD7828–Z80 lnterface
Table II. Address Channel Selection
AD7824
AD7828
Address
Channel
C000
1
C001
2
C002
3
C003
4
C004
5
C005
6
C006
7
C007
8
MC68000 MICROPROCESSOR
Figure 17 shows an MC68000 interface. The AD7824/AD7828
is operating in Mode 0. Assume the ADC is again assigned a
memory block starting at address C000. A MOVE instruction
to any of the addresses in Table II starts a conversion and reads
the conversion result.
MOVE
× B $C000, D0
Once conversion has begun, the MC68000 inserts WAIT states
until INT goes low, asserting DTACK at the end of conversion.
The microprocessor then places the conversion results into the
D0 register.
DATA BUS
ADDRESS BUS
ADDRESS
DECODE
EN
5V
5k
A0
A1
A2
AD7824*
AD7828*
A23
A1
D7
D0
CS
RDY
RD
DB7
DB0
A0
A1
A2**
CLR
D
CK
Q
7474
DTACK
R/
W
AS
MC68000
LINEAR CIRCUITRY OMITTED FOR CLARITY.
FOR THE AD7828 ONLY
**
*
Figure 17. AD7824/AD7828–MC68000 Interface
TMS32010 MICROCOMPUTER
A TMS32010 interface is shown in Figure 18. The AD7824/
AD7828 is operating in Mode 1 (i.e., no
P WAIT states). The
ADC is mapped at a port address. The following I/O instruction
starts a conversion and reads the previous conversion result into
the accumulator.
IN, A PA (PA = PORT ADDRESS)
The port address (000 to 111) selects the analog channel to be
converted. When conversion is complete, a second I/O instruc-
tion (IN, A PA) reads the up-to-date data into the accumulator
and starts another conversion. A delay of 2.5
s must be allowed
between conversions.
DATA BUS
A2**
AD7824*
AD7828*
A1
A0
CS
RD
DB7
DB0
PA2
PA1
PA0
MEN
DEN
D7
D0
TMS32010
LINEAR CIRCUITRY OMITTED FOR CLARITY.
FOR THE AD7828 ONLY
**
*
Figure 18. AD7824/AD7828–TMS32010 Interface
相關(guān)PDF資料
PDF描述
D38999/24MA98PB CONN RCPT 3POS JAM NUT W/PINS
MS27473T24B35SD CONN PLUG 128POS STRAIGHT W/SCKT
MS27467E17B6SB CONN PLUG 6POS STRAIGHT W/SCKT
D38999/20WJ43PA CONN RCPT 43POS WALL MNT W/PINS
V300C12M150BG3 CONVERTER MOD DC/DC 12V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7824TQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD7824TQ/883B 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:LC2MOS High Speed 4- & 8-Channel 8-Bit ADCs
AD7824UQ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC High Spd 4-CH 8-Bit CMOS RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類(lèi)型: 信噪比: 接口類(lèi)型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體:
AD7824UQ/883 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Single-Ended Data Acquisition System
AD7824UQ/883B 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:LC2MOS High Speed 4- & 8-Channel 8-Bit ADCs