參數(shù)資料
型號： AD7821TQ
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： LC2MOS High Speed, mP-Compatible 8-Bit ADC with Track/Hold Function
中文描述： 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP20
封裝： SKINNY, HERMETIC SEALED, CERDIP-20
文件頁數(shù)： 6/12頁
文件大?。?/td> 249K
代理商： AD7821TQ
AD7821
REV. A
–6–
PIN FUNCT ION DE SCRIPT ION
Pin
Mnemonic
Description
1
V
IN
Analog Input: Range V
REF
(–)
≤
V
IN
≤
V
REF
(+)
T hree-State Data Output (LSB).
T hree-State Data Outputs.
WRIT E control input/READY status
output. See Digital Interface section.
Mode Selection Input. It determines
whether the device operates in the
WR-RD or RD mode. T his input is in-
ternally pulled low through a 50
μ
A
current source. See Digital Interface
section.
READ Input.
RD
must be low to access
data from the part. See Digital Interface
section.
INT ERRUPT Output.
INT
going low
indicates that the conversion is complete.
INT
returns high on the rising edge of
CS
or
RD
. See Digital Interface section.
Ground.
Lower limit of reference span.
Range: V
SS
≤
V
REF
(–)
≤
V
REF
(+).
Upper limit of reference span.
Range: V
REF
(–) < V
REF
(+)
≤
V
DD
.
Chip Select Input. T he device is selected
when this input is low.
T hree-State Data Outputs.
T hree-State Data Output (MSB).
Overflow Output. If the analog input is
higher than (V
REF
(+) – 1/2 LSB),
OFL
will be low at the end of conversion. It is
a non-three-state output which can be
used to cascade 2 or more devices to
increase resolution.
Negative supply voltage.
V
SS
= 0 V; Unipolar Operation.
V
SS
= –5 V; Bipolar Operation.
Positive supply voltage, +5 V.
2
3–5
6
DB0
DB1–DB3
WR
/RDY
7
MODE
8
RD
9
INT
10
11
GND
V
REF
(–)
12
V
REF
(+)
13
CS
14–16
17
18
DB4–DB6
DB7
OFL
19
V
SS
20
V
DD
CIRCUIT INFORMAT ION
BASIC DE SCRIPT ION
T he AD7821 uses a half flash conversion technique (see Func-
tional Block Diagram), whereby two 4-bit flash ADCs are used
to achieve an 8-bit result. Each 4-bit flash ADC contains 15
comparators, which compare an unknown input voltage to the
reference ladder, to achieve a 4-bit result. T he MS (most signifi-
cant) flash ADC converts an unknown analog input voltage
(V
IN
) to provide the 4 MS data bits. An internal DAC, driven by
the 4 MS data bits, then recreates an analog approximation of
the input voltage. T he DAC output voltage is subtracted from
the analog input, and the difference is converted by the LS
(least significant) ADC to provide the 4 LS data bits. T he MS
flash ADC also has one additional comparator to detect over-
range on the analog input.
OPE RAT ING SE QUE NCE
T he AD7821 has two operating modes. T he RD mode allows a
conversion to be started and data to be read with a single, ex-
tended, READ operation (i.e.,
CS
and
RD
are taken low). T he
conversion process is timed out by internal one-shots. T he WR-
RD mode uses
WR
to start a conversion and
RD
to read the
data and allows the conversion timing to be externally con-
trolled. T he operating sequence for the WR-RD mode is shown
in Figure 3.
Figure 3. Operating Sequence (WR-RD Mode)
A conversion is initiated and the analog input signal (V
IN
)
sampled on the falling edge of
WR
(falling edge of
RD
, RD
mode). A setup time (t
P
, delay time between conversions) of
350 ns is required prior to this falling edge. See Digital Interface
section for more details. When
WR
is low, the internal MS
(most significant) ADC compares the sampled analog input with
the reference ladder to provide the 4 MS data bits. A minimum
of 250 ns is required for this comparison. On the rising edge of
WR
, the MS data result is latched internally and the LS (least
significant) conversion begins, to yield the 4 LS data bits.
INT
goes low typically 380 ns after the rising edge of
WR
. T his indi-
cates the LS conversion is complete and that both the LS and
MS data results are latched into the output buffer.
RD
going
low then enables the output data. If a faster conversion time is
required, the
RD
line can be brought low 250 ns after
WR
goes
high. T his latches both the LS and MS data bits and outputs the
conversion result on DB0–DB7.
RE FE RE NCE AND INPUT
T he V
REF
(–) and V
REF
(+) reference inputs on the AD7821 are
fully differential and define the zero and full-scale input range of
the ADC. T he transfer characteristic of the part is defined by
the integer value of the following expression:
Data
(
LSBs
)
=
256
V
IN
V
REF
(
)
V
REF
(
+
)
V
REF
(
)
0.5
As a result, the analog input (V
IN
) Of the device can easily be set
up to provide both unipolar and bipolar operation. T he data
output code for unipolar and bipolar operation is Natural Binary
and Offset Binary, respectively.
T he span of the analog input voltage can easily be varied.
By reducing the reference span, V
REF
(+) – V
REF
(–), to less than
5 V the sensitivity of the converter can be increased (i.e., if
V
REF
= 2 V then 1 LSB = 7.8 mV). T he reference flexibility also
allows the input span for unipolar operation to be offset from
zero (V
REF
(–) > GND). Additionally, the input/reference ar-
rangement facilitates ratiometric operation.
Figures 4 and 5 show some configurations which are possible.
For minimum noise a 47
μ
F capacitor in parallel with a 0.1
μ
F
capacitor should be connected between the reference inputs and
GND.
相關(guān)PDF資料
PDF描述
AD7822 1-Channel Sampling ADCs(2MSPS,單通道采樣8位A/D轉(zhuǎn)換器)
AD7829 8-Channel Sampling ADCs(2MSPS,8通道采樣8位A/D轉(zhuǎn)換器)
AD7823 8-Bit ADC in 8-Lead microSOIC/DIP(8位A/D轉(zhuǎn)換器)
AD7824 High Speed 4-Channel 8-Bit ADC(四通道LC2MOS高速8位A/D轉(zhuǎn)換器)
AD7834AN 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7821TQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit
AD7822 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs
AD7822_06 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 2 MSPS, 8-Bit, 1-/4-/8-Channel Sampling ADCs
AD7822BN 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 20-Pin PDIP N 制造商:Rochester Electronics LLC 功能描述:8-BIT 2MSPS PARALLEL OUTPUT ADC. I.C. - Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC 7822 DIP20
AD7822BNZ 功能描述:IC ADC 8BIT 1CHAN 2MSPS 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*