參數(shù)資料
型號(hào)： AD7731BR
廠商： ANALOG DEVICES INC
元件分類(lèi)： ADC
英文描述： Low Noise, High Throughput 24-Bit Sigma-Delta ADC
中文描述： 6-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO24
封裝： MS-013AD, SOIC-24
文件頁(yè)數(shù)： 19/44頁(yè)
文件大小： 411K
代理商： AD7731BR
AD7731
–19–
REV. 0
T able X V. SF Ranges
CHOP
SKIP
SF Range
Output Update Rate Range (Assuming 4.9152 MHz Clock)
0
1
0
1
0
0
1
1
2048 to 150
2048 to 75
2048 to 40
2048 to 20
150 Hz to 2.048 kHz
50 Hz to 1.365 kHz
150 Hz to 7.6 kHz
50 Hz to 5.12 kHz
Bit
Location
Bit
Mnemonic
Description
FR3
FR2
ZERO
CHP
A zero
must
be written to this bit to ensure correct operation of the AD7731.
Chop Enable Bit. T his bit determines if the chopping mode on the part is enabled. A 1 in this
bit location enables chopping on the part. When the chop mode is enabled, the part is effec-
tively chopped at its input and output to remove all offset and offset drift errors on the part.
If offset performance with time and temperature are important parameters in the design, it is
recommended that the user enable chopping on the part.
FIR Filter Skip Bit. With a 0 in this bit, the AD7731 performs two stages of filtering before
shipping a result out of the filter. T he first is a Sinc
3
filter followed by a 22-tap FIR filter.
With a 1 in this bit, the FIR filter on the part is bypassed and the output of the Sinc
3
is fed
directly as the output result of the AD7731’s filter (see Filter Architecture for more details on
the filter implementation).
FAST
Step Mode Enable Bit. A 1 in this bit enables the
FAST
Step mode on the AD7731. In
this mode, if a step change on the input is detected, the FIR calculation portion of the filter is
suspended and replaced by a simple moving average on the output of the Sinc
3
filter. Ini-
tially, two outputs from the sinc
3
filter are used to calculate an AD7731 output. T he number
of sinc
3
outputs used to calculate the moving average output is increased (from 2 to 4 to 8 to
16) until the
STDY
bit goes low. When the FIR filter has fully settled after a step, the
STDY
bit will become active and the FIR filter is switched back into the processing loop (see Filter
Architecture section for more details on the
FAST
Step mode).
FR1
SK IP
FR0
FAST
Offset Calibration Register (RS2–RS0 = 1, 0, 1)
T he AD7731 contains three 24-bit Offset Calibration Registers, labeled Offset Calibration Register 0 to Offset Calibration Register
2, to which data can be written and from which data can be read. T he three registers are totally independent of each other such that
in fully-differential mode there is an offset register for each of the input channels. T his register is used in conjunction with the associ-
ated Gain Calibration Register to form a register pair. T he calibration register pair used to scale the output of the filter is as outlined
in T able X III. T o access the appropriate Offset Calibration Register the user should write first to the Mode Register setting up the
appropriate address in the CH2 to CH0 bits.
T he Offset Calibration Register is updated after an offset calibration routine (1, 0, 0 or 1, 1, 0 loaded to the MD2, MD1, MD0 bits
of the Mode Register). During subsequent conversions, the contents of this register are subtracted from the filter output prior to gain
scaling being performed on the word. Figure 5 shows a flowchart for reading from the registers on the AD7731 and Figure 6 shows a
flowchart for writing to the registers on the part.
Gain Calibration Register (RS2–RS0 = 1, 1, 0)
T he AD7731 contains three 24-bit Gain Calibration Registers to which data can be written and from which data can be read. T he
three registers are totally independent of each other such that in fully-differential mode there is a gain register for each of the input
channels. T his register is used in conjunction with the associated Offset Calibration Register to form a register pair which scale the
output of the filter before it is loaded to the Data Register. T hese register pairs are associated with input channel pairs as outlined in
T able X III. T o access the appropriate Gain Calibration Register the user should write first to the Mode Register setting up the ap-
propriate address in the CH2 to CH0 bits.
T he Gain Calibration Register is updated after a gain calibration routine (1, 0, 1 or 1, 1, 1 loaded to the MD2, MD1, MD0 bits of
the Mode Register). During subsequent conversions, the contents of this register are used to scale the number which has already
been offset corrected with the Offset Calibration Register contents. Figure 5 shows a flowchart for reading from the registers on the
AD7731 and Figure 6 shows a flowchart for writing to the registers on the part.
T est Register (RS2–RS0 = 1, 1, 1); Power On/Reset Status: 000000Hex
T he AD7731 contains a 24-bit T est Register to which data can be written and from which data can be read. T he contents of this
register are used in testing the device. T he user is advised not to change the status of any of the bits in this register from the default
(Power-On or
RESET
) status of all 0s as the part will be placed in one of its test modes and will not operate correctly. If the part
enters one of its test modes, exercising
RESET
or writing 32 successive 1s to the part will exit the part from the mode and return all
register contents to their power-on/reset status. Note, if the part is placed in one of its test modes, it may not be possible to read back
the contents of the T est Register depending on the test mode which the part has been placed.
相關(guān)PDF資料
PDF描述
AD7731BRU Low Noise, High Throughput 24-Bit Sigma-Delta ADC
AD7731EB Precision, Zero-Drift Instrumentation Amplifier; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C
AD7732 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD7732BRU 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD773A 10-Bit, 20 MSPS Monolithic A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7731BR-REEL 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731BR-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731BRU 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7731BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 5Msps 24-bit Serial 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 5MSPS 24BIT SERL 24TSSOP - Tape and Reel
AD7731BRU-REEL7 功能描述:IC ADC 24BIT SIGMA-DELTA 24TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*